

DAQ

PCI E Series User Manual

**Multifunction I/O Devices
for PCI Bus Computers**

Worldwide Technical Support and Product Information

ni.com

National Instruments Corporate Headquarters

11500 North Mopac Expressway Austin, Texas 78759-3504 USA Tel: 512 683 0100

Worldwide Offices

Australia 03 9879 5166, Austria 0662 45 79 90 0, Belgium 02 757 00 20, Brazil 55 11 3262 3599,
Canada (Calgary) 403 274 9391, Canada (Montreal) 514 288 5722, Canada (Ottawa) 613 233 5949,
Canada (Québec) 514 694 8521, Canada (Toronto) 905 785 0085, China 86 21 6555 7838,
Czech Republic 02 2423 5774, Denmark 45 76 26 00, Finland 09 725 725 11, France 01 48 14 24 24,
Germany 089 741 31 30, Greece 01 42 96 427, Hong Kong 2645 3186, India 91 80 4190000,
Israel 03 6393737, Italy 02 413091, Japan 03 5472 2970, Korea 02 3451 3400, Malaysia 603 9596711,
Mexico 001 800 010 0793, Netherlands 0348 433466, New Zealand 09 914 0488, Norway 32 27 73 00,
Poland 22 3390 150, Portugal 210 311 210, Russia 095 238 7139, Singapore 65 6 226 5886,
Slovenia 3 425 4200, South Africa 11 805 8197, Spain 91 640 0085, Sweden 08 587 895 00,
Switzerland 056 200 51 51, Taiwan 02 2528 7227, United Kingdom 01635 523545

For further support information, see the *Technical Support and Professional Services* appendix. To comment on the documentation, send email to techpubs@ni.com.

© 2002 National Instruments Corporation. All rights reserved.

Important Information

Warranty

The PCI E Series devices are warranted against defects in materials and workmanship for a period of one year from the date of shipment, as evidenced by receipts or other documentation. National Instruments will, at its option, repair or replace equipment that proves to be defective during the warranty period. This warranty includes parts and labor.

The media on which you receive National Instruments software are warranted not to fail to execute programming instructions, due to defects in materials and workmanship, for a period of 90 days from date of shipment, as evidenced by receipts or other documentation. National Instruments will, at its option, repair or replace software media that do not execute programming instructions if National Instruments receives notice of such defects during the warranty period. National Instruments does not warrant that the operation of the software shall be uninterrupted or error free.

A Return Material Authorization (RMA) number must be obtained from the factory and clearly marked on the outside of the package before any equipment will be accepted for warranty work. National Instruments will pay the shipping costs of returning to the owner parts which are covered by warranty.

National Instruments believes that the information in this document is accurate. The document has been carefully reviewed for technical accuracy. In the event that technical or typographical errors exist, National Instruments reserves the right to make changes to subsequent editions of this document without prior notice to holders of this edition. The reader should consult National Instruments if errors are suspected. In no event shall National Instruments be liable for any damages arising out of or related to this document or the information contained in it.

EXCEPT AS SPECIFIED HEREIN, NATIONAL INSTRUMENTS MAKES NO WARRANTIES, EXPRESS OR IMPLIED, AND SPECIFICALLY DISCLAIMS ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. CUSTOMER'S RIGHT TO RECOVER DAMAGES CAUSED BY FAULT OR NEGLIGENCE ON THE PART OF NATIONAL INSTRUMENTS SHALL BE LIMITED TO THE AMOUNT THEREOF PAID BY THE CUSTOMER. NATIONAL INSTRUMENTS WILL NOT BE LIABLE FOR DAMAGES RESULTING FROM LOSS OF DATA, PROFITS, USE OF PRODUCTS, OR INCIDENTAL OR CONSEQUENTIAL DAMAGES, EVEN IF ADVISED OF THE POSSIBILITY THEREOF. This limitation of the liability of National Instruments will apply regardless of the form of action, whether in contract or tort, including negligence. Any action against National Instruments must be brought within one year after the cause of action accrues. National Instruments shall not be liable for any delay in performance due to causes beyond its reasonable control. The warranty provided herein does not cover damages, defects, malfunctions, or service failures caused by owner's failure to follow the National Instruments installation, operation, or maintenance instructions; owner's modification of the product; owner's abuse, misuse, or negligent acts; and power failure or surges, fire, flood, accident, actions of third parties, or other events outside reasonable control.

Copyright

Under the copyright laws, this publication may not be reproduced or transmitted in any form, electronic or mechanical, including photocopying, recording, storing in an information retrieval system, or translating, in whole or in part, without the prior written consent of National Instruments Corporation.

Trademarks

CVI™, DAQ-STC™, LabVIEW™, Measurement Studio™, MITE™, MXI™, National Instruments™, NI™, ni.com™, NI-DAQ™, NI-PGIA™, RTSI™, and SCXI™ are trademarks of National Instruments Corporation.

Product and company names mentioned herein are trademarks or trade names of their respective companies.

Patents

For patents covering National Instruments products, refer to the appropriate location: **Help»Patents** in your software, the `patents.txt` file on your CD, or `ni.com/patents`.

WARNING REGARDING USE OF NATIONAL INSTRUMENTS PRODUCTS

(1) NATIONAL INSTRUMENTS PRODUCTS ARE NOT DESIGNED WITH COMPONENTS AND TESTING FOR A LEVEL OF RELIABILITY SUITABLE FOR USE IN OR IN CONNECTION WITH SURGICAL IMPLANTS OR AS CRITICAL COMPONENTS IN ANY LIFE SUPPORT SYSTEMS WHOSE FAILURE TO PERFORM CAN REASONABLY BE EXPECTED TO CAUSE SIGNIFICANT INJURY TO A HUMAN.

(2) IN ANY APPLICATION, INCLUDING THE ABOVE, RELIABILITY OF OPERATION OF THE SOFTWARE PRODUCTS CAN BE IMPAIRED BY ADVERSE FACTORS, INCLUDING BUT NOT LIMITED TO FLUCTUATIONS IN ELECTRICAL POWER SUPPLY, COMPUTER HARDWARE MALFUNCTIONS, COMPUTER OPERATING SYSTEM SOFTWARE FITNESS, FITNESS OF COMPILERS AND DEVELOPMENT SOFTWARE USED TO DEVELOP AN APPLICATION, INSTALLATION ERRORS, SOFTWARE AND HARDWARE COMPATIBILITY PROBLEMS, MALFUNCTIONS OR FAILURES OF ELECTRONIC MONITORING OR CONTROL DEVICES, TRANSIENT FAILURES OF ELECTRONIC SYSTEMS (HARDWARE AND/OR SOFTWARE), UNANTICIPATED USES OR MISUSES, OR ERRORS ON THE PART OF THE USER OR APPLICATIONS DESIGNER (ADVERSE FACTORS SUCH AS THESE ARE HEREAFTER COLLECTIVELY TERMED "SYSTEM FAILURES"). ANY APPLICATION WHERE A SYSTEM FAILURE WOULD CREATE A RISK OF HARM TO PROPERTY OR PERSONS (INCLUDING THE RISK OF BODILY INJURY AND DEATH) SHOULD NOT BE RELIANT SOLELY UPON ONE FORM OF ELECTRONIC SYSTEM DUE TO THE RISK OF SYSTEM FAILURE. TO AVOID DAMAGE, INJURY, OR DEATH, THE USER OR APPLICATION DESIGNER MUST TAKE REASONABLY PRUDENT STEPS TO PROTECT AGAINST SYSTEM FAILURES, INCLUDING BUT NOT LIMITED TO BACK-UP OR SHUT-DOWN MECHANISMS. BECAUSE EACH END-USER SYSTEM IS CUSTOMIZED AND DIFFERS FROM NATIONAL INSTRUMENTS' TESTING PLATFORMS AND BECAUSE A USER OR APPLICATION DESIGNER MAY USE NATIONAL INSTRUMENTS PRODUCTS IN COMBINATION WITH OTHER PRODUCTS IN A MANNER NOT EVALUATED OR CONTEMPLATED BY NATIONAL INSTRUMENTS, THE USER OR APPLICATION DESIGNER IS ULTIMATELY RESPONSIBLE FOR VERIFYING AND VALIDATING THE SUITABILITY OF NATIONAL INSTRUMENTS PRODUCTS WHENEVER NATIONAL INSTRUMENTS PRODUCTS ARE INCORPORATED IN A SYSTEM OR APPLICATION, INCLUDING, WITHOUT LIMITATION, THE APPROPRIATE DESIGN, PROCESS AND SAFETY LEVEL OF SUCH SYSTEM OR APPLICATION.

Compliance

FCC/Canada Radio Frequency Interference Compliance*

Determining FCC Class


The Federal Communications Commission (FCC) has rules to protect wireless communications from interference. The FCC places digital electronics into two classes. These classes are known as Class A (for use in industrial-commercial locations only) or Class B (for use in residential or commercial locations). Depending on where it is operated, this product could be subject to restrictions in the FCC rules. (In Canada, the Department of Communications (DOC), of Industry Canada, regulates wireless interference in much the same way.)

Digital electronics emit weak signals during normal operation that can affect radio, television, or other wireless products. By examining the product you purchased, you can determine the FCC Class and therefore which of the two FCC/DOC Warnings apply in the following sections. (Some products may not be labeled at all for FCC; if so, the reader should then assume these are Class A devices.)

FCC Class A products only display a simple warning statement of one paragraph in length regarding interference and undesired operation. Most of our products are FCC Class A. The FCC rules have restrictions regarding the locations where FCC Class A products can be operated.

FCC Class B products display either a FCC ID code, starting with the letters **EXN**, or the FCC Class B compliance mark that appears as shown here on the right.

Consult the FCC Web site at <http://www.fcc.gov> for more information.



FCC/DOC Warnings

This equipment generates and uses radio frequency energy and, if not installed and used in strict accordance with the instructions in this manual and the CE Mark Declaration of Conformity**, may cause interference to radio and television reception. Classification requirements are the same for the Federal Communications Commission (FCC) and the Canadian Department of Communications (DOC).

Changes or modifications not expressly approved by National Instruments could void the user's authority to operate the equipment under the FCC Rules.

Class A

Federal Communications Commission

This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmful interference in which case the user will be required to correct the interference at his own expense.

Canadian Department of Communications

This Class A digital apparatus meets all requirements of the Canadian Interference-Causing Equipment Regulations.

Cet appareil numérique de la classe A respecte toutes les exigences du Règlement sur le matériel brouilleur du Canada.

Class B

Federal Communications Commission

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

Canadian Department of Communications

This Class B digital apparatus meets all requirements of the Canadian Interference-Causing Equipment Regulations.

Cet appareil numérique de la classe B respecte toutes les exigences du Règlement sur le matériel brouilleur du Canada.

Compliance to EU Directives

Readers in the European Union (EU) must refer to the Manufacturer's Declaration of Conformity (DoC) for information** pertaining to the CE Mark compliance scheme. The Manufacturer includes a DoC for most every hardware product except for those bought for OEMs, if also available from an original manufacturer that also markets in the EU, or where compliance is not required as for electrically benign apparatus or cables.

To obtain the DoC for this product, click **Declaration of Conformity** at ni.com/hardref.nsf/. This Web site lists the DoCs by product family. Select the appropriate product family, followed by your product, and a link to the DoC appears in Adobe Acrobat format. Click the Acrobat icon to download or read the DoC.

* Certain exemptions may apply in the USA, see FCC Rules §15.103 **Exempted devices**, and §15.105(c). Also available in sections of CFR 47.

** The CE Mark Declaration of Conformity will contain important supplementary information and instructions for the user or installer.

Contents

About This Manual

Conventions Used in This Manual.....	xi
National Instruments Documentation	xii
Related Documentation.....	xiii

Chapter 1

Introduction

About the PCI E Series	1-1
What You Need to Get Started	1-2
Software Programming Choices	1-2
NI-DAQ.....	1-3
National Instruments ADE Software.....	1-4
Register-Level Programming	1-4
Optional Equipment.....	1-5
Custom Cabling	1-5
Unpacking.....	1-5
Safety Information	1-6

Chapter 2

Installing and Configuring the Device

Installing the Software	2-1
Installing the Hardware.....	2-1
Configuring the Device.....	2-2

Chapter 3

Hardware Overview

Analog Input	3-4
Input Mode	3-4
Input Polarity and Input Range.....	3-5
Considerations for Selecting Input Ranges	3-8
Dither.....	3-8
Multichannel Scanning Considerations.....	3-9
Analog Output.....	3-10
Analog Output Reference Selection	3-11
Analog Output Polarity Selection.....	3-11
Analog Output Reglitch Selection.....	3-12

Analog Trigger	3-12
Digital I/O.....	3-16
Timing Signal Routing	3-16
Programmable Function Inputs.....	3-17
Device and RTSI Clocks.....	3-18
RTSI Triggers	3-18

Chapter 4

Connecting Signals

I/O Connector	4-1
I/O Connector Signal Descriptions	4-4
I/O Signal Summary, PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E.....	4-7
I/O Signal Summary, PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E.....	4-8
I/O Signal Summary, PCI-MIO-16XE-50	4-10
Analog Input Signal Connections.....	4-12
Types of Signal Sources	4-13
Floating Signal Sources	4-14
Ground-Referenced Signal Sources	4-14
Input Configurations.....	4-14
Differential Connection Considerations (DIFF Input Configuration)	4-16
Differential Connections for Ground-Referenced Signal Sources	4-17
Differential Connections for Nonreferenced or Floating Signal Sources	4-18
Single-Ended Connection Considerations	4-20
Single-Ended Connections for Floating Signal Sources (RSE Configuration).....	4-21
Single-Ended Connections for Grounded Signal Sources (NRSE Configuration).....	4-21
Common-Mode Signal Rejection Considerations.....	4-22
Analog Output Signal Connections.....	4-23
Digital I/O Signal Connections	4-24
Power Connections.....	4-26
Timing Connections	4-26
Programmable Function Input Connections	4-27
DAQ Timing Connections	4-28
TRIG1 Signal.....	4-29
TRIG2 Signal.....	4-30
STARTSCAN Signal.....	4-32
CONVERT* Signal	4-34
AIGATE Signal.....	4-35

SISOURCE Signal	4-35
SCANCLK Signal.....	4-36
EXTSTROBE* Signal	4-37
Waveform Generation Timing Connections	4-37
WFTRIG Signal	4-37
UPDATE* Signal.....	4-38
UISOURCE Signal	4-39
General-Purpose Timing Signal Connections	4-40
GPCTR0_SOURCE Signal.....	4-40
GPCTR0_GATE Signal	4-41
GPCTR0_OUT Signal	4-42
GPCTR0_UP_DOWN Signal	4-42
GPCTR1_SOURCE Signal.....	4-43
GPCTR1_GATE Signal	4-43
GPCTR1_OUT Signal	4-44
GPCTR1_UP_DOWN Signal	4-44
FREQ_OUT Signal	4-46
Field Wiring Considerations	4-46

Chapter 5 Calibration

Loading Calibration Constants	5-1
Self-Calibration.....	5-2
External Calibration	5-2
Other Considerations	5-3

Appendix A Specifications

Appendix B Optional Cable Connector Descriptions

Appendix C Common Questions

Appendix D
Technical Support and Professional Services

Glossary

Index

About This Manual

This manual describes the electrical and mechanical aspects of the devices in the PCI E Series product line and contains information concerning their operation and programming. Unless otherwise noted, text applies to all devices in the PCI E Series.

The PCI E Series includes the following devices:

- PCI-MIO-16E-1
- PCI-MIO-16E-4
- PCI-MIO-16XE-10
- PCI-MIO-16XE-50
- NI PCI-6031E (MIO-64XE-10)
- NI PCI-6032E (AI-16XE-10)
- NI PCI-6033E (AI-64XE-10)
- NI PCI-6071E (MIO-64E-1)

The PCI E Series devices are high-performance multifunction analog, digital, and timing I/O devices for PCI bus computers. Supported functions include analog input (AI), analog output (AO), digital I/O (DIO), and timing I/O (TIO).

Conventions Used in This Manual

The following conventions are used in this manual.

<>

Angle brackets that contain numbers separated by an ellipsis represent a range of values associated with a bit or signal name—for example, DBIO<3..0>.

»

The » symbol leads you through nested menu items and dialog box options to a final action. The sequence **File»Page Setup»Options** directs you to pull down the **File** menu, select the **Page Setup** item, and select **Options** from the last dialog box.

◆

The ◆ symbol indicates that the text following it applies only to specific PCI E Series devices.



This icon denotes a note, which alerts you to important information.



This icon denotes a caution, which advises you of precautions to take to avoid injury, data loss, or a system crash. When this symbol is marked on the device, see the *Safety Information* section of Chapter 1, *Introduction*, for precautions to take.

bold

Bold text denotes items that you must select or click in the software, such as menu items and dialog box options. Bold text also denotes parameter names and hardware labels.

italic

Italic text denotes variables, emphasis, a cross reference, or an introduction to a key concept. This font also denotes text that is a placeholder for a word or value that you must supply.

Macintosh

Macintosh refers to all Macintosh computers with PCI bus, unless otherwise noted.

monospace

Text in this font denotes text or characters that you should enter from the keyboard, sections of code, programming examples, and syntax examples. This font is also used for the proper names of disk drives, paths, directories, programs, subprograms, subroutines, device names, functions, operations, variables, filenames and extensions, and code excerpts.

NI-DAQ

NI-DAQ refers to the NI-DAQ driver software for Macintosh or PC-compatible computers unless otherwise noted.

PC

Refers to all PC AT series computers with PCI bus unless otherwise noted.

SCXI

SCXI stands for Signal Conditioning eXtensions for Instrumentation and is a National Instruments product line designed to perform front-end signal conditioning for NI plug-in DAQ devices.

National Instruments Documentation

The *PCI E Series User Manual* is one piece of the documentation set for the DAQ system. You could have any of several types of manuals depending on the hardware and software in the system. Use the manuals you have as follows:

- *Getting Started with SCXI*—If you are using SCXI, this is the first manual you should read. It gives an overview of the SCXI system and contains the most commonly needed information for the modules, chassis, and software.
- SCXI hardware user manuals—If you are using SCXI, read these manuals next for detailed information about signal connections and

module configuration. They also explain in greater detail how the module works and contain application hints.

- DAQ hardware documentation—This documentation has detailed information about the DAQ hardware that plugs into or is connected to the computer. Use this documentation for hardware installation and configuration instructions, specification information about the DAQ hardware, and application hints.
- Software documentation—You may have both application software and NI-DAQ software documentation. NI application software includes LabVIEW, Measurement Studio, and VI Logger. After you set up the hardware system, use either the application software documentation or the NI-DAQ documentation to help you write your application. If you have a large, complicated system, it is worthwhile to look through the software documentation before you configure the hardware.
- Accessory installation guides or manuals—If you are using accessory products, read the terminal block and cable assembly installation guides. They explain how to physically connect the relevant pieces of the system. Consult these guides when you are making the connections.
- *SCXI Chassis Manual*—If you are using SCXI, read this manual for maintenance information on the chassis and installation instructions.

Related Documentation

The following documents contain information you may find helpful:

- *DAQ-STC Technical Reference Manual*, at ni.com/manuals
- NI Developer Zone tutorial, *Field Wiring and Noise Considerations for Analog Signals*, at ni.com/zone
- *PCI Local Bus Specification, Revision 2.2*

The following NI manual at ni.com/manuals contains detailed information for the register-level programmer:

- *PCI E Series Register-Level Programmer Manual*

This manual is available from NI by request. You should not need the register-level programmer manual if you are using NI driver or application software. Using NI-DAQ, LabVIEW, Measurement Studio, and VI Logger software is easier than the low-level programming described in the register-level programmer manual.

Introduction

This chapter describes the PCI E Series devices, lists what you need to get started, describes the optional software and optional equipment, and explains how to unpack the PCI E Series device.

About the PCI E Series

Thank you for buying an NI PCI E Series device. The PCI E Series devices are completely Plug and Play, multifunction analog, digital, and timing I/O devices for PCI bus computers. This family of devices features 12-bit and 16-bit ADCs with 16 and 64 analog inputs, 12-bit and 16-bit DACs with voltage outputs, eight lines of TTL-compatible DIO, and two 24-bit counter/timers for TIO. Because the PCI E Series devices have no DIP switches, jumpers, or potentiometers, they are easily software-configured and calibrated.

The PCI E Series devices are completely switchless and jumperless data acquisition (DAQ) devices for the PCI bus. This feature is made possible by the NI MITE bus interface chip that connects the device to the PCI I/O bus. The MITE implements the PCI Local Bus Specification so that the interrupts and base memory addresses are all software configured.

The PCI E Series devices use the National Instruments DAQ-STC system timing controller for time-related functions. The DAQ-STC consists of three timing groups that control AI, AO, and general-purpose counter/timer functions. These groups include a total of seven 24-bit and three 16-bit counters and a maximum timing resolution of 50 ns. The DAQ-STC makes possible such applications as buffered pulse generation, equivalent time sampling, and seamlessly changing the sampling rate.

Often with DAQ devices, you cannot easily synchronize several measurement functions to a common trigger or timing event. The PCI E Series devices have the Real-Time System Integration (RTSI) bus to solve this problem. The RTSI bus consists of our RTSI bus interface and a ribbon cable to route timing and trigger signals between several functions on as many as five DAQ devices in the computer.

The PCI E Series devices can interface to an SCXI system so that you can acquire over 3,000 analog signals from thermocouples, RTDs, strain gauges, voltage sources, and current sources. You also can acquire or generate digital signals for communication and control. SCXI is the instrumentation front end for plug-in DAQ devices.

Refer to Appendix A, [Specifications](#), for detailed specifications of the PCI E Series devices.

What You Need to Get Started

To set up and use the PCI E Series device, you need the following:

- A computer
- One of the following devices:
 - NI PCI-6031E
 - NI PCI-6032E
 - NI PCI-6033E
 - NI PCI-6071E
 - PCI-MIO-16E-1
 - PCI-MIO-16E-4
 - PCI-MIO-16XE-10
 - PCI-MIO-16XE-50
- PCI E Series User Manual*
- One of the following software packages and documentation:
 - LabVIEW
 - Measurement Studio
 - NI-DAQ
 - VI Logger

Software Programming Choices

When programming National Instruments DAQ hardware, you can use an NI application development environment (ADE) or other ADEs. In either case, use NI-DAQ.

NI-DAQ

NI-DAQ, which ships with the PCI E Series device, has an extensive library of functions that you can call from the ADE. These functions allow you to use all the features of the device.

NI-DAQ carries out many of the complex interactions, such as programming interrupts, between the computer and the DAQ hardware. NI-DAQ maintains a consistent software interface among its different versions so that you can change platforms with minimal modifications to the code. Whether you are using LabVIEW, Measurement Studio, VI Logger or other ADEs, your application uses NI-DAQ, as illustrated in Figure 1-1.




Figure 1-1. The Relationship Among the Programming Environment, NI-DAQ, and the Hardware

To download a free copy of the most recent version of NI-DAQ, click **Download Software** at ni.com.

National Instruments ADE Software

LabVIEW features interactive graphics, a state-of-the-art interface, and a powerful graphical programming language. The LabVIEW Data Acquisition VI Library, a series of virtual instruments for using LabVIEW with National Instruments DAQ hardware, is included with LabVIEW.

Measurement Studio, which includes LabWindows/CVI, tools for Visual C++, and tools for Visual Basic, is a development suite that allows you to use ANSI C, Visual C++, and Visual Basic to design the test and measurement software. For C developers, Measurement Studio includes LabWindows/CVI, a fully integrated ANSI C application development environment that features interactive graphics and the LabWindows/CVI Data Acquisition and Easy I/O libraries. For Visual Basic developers, Measurement Studio features a set of ActiveX controls for using National Instruments DAQ hardware. These ActiveX controls provide a high-level programming interface for building virtual instruments. For Visual C++ developers, Measurement Studio offers a set of Visual C++ classes and tools to integrate those classes into Visual C++ applications. The libraries, ActiveX controls, and classes are available with Measurement Studio and NI-DAQ.

VI Logger is an easy-to-use yet flexible tool specifically designed for data logging applications. Using dialog windows, you can configure data logging tasks to easily acquire, log, view, and share your data. VI Logger does not require any programming; it is a stand-alone, configuration-based software.

Using LabVIEW, Measurement Studio, or VI Logger greatly reduces the development time for your data acquisition and control application.

Register-Level Programming

The final option for programming any National Instruments DAQ hardware is to write register-level software. Writing register-level programming software can be very time-consuming and inefficient, and it is not recommended for most users.

Even if you are an experienced register-level programmer, using NI-DAQ or application software to program the National Instruments DAQ hardware is easier than and as flexible as register-level programming, and can save weeks of development time.

If you are doing register-level programming, refer to the *PCI E Series Register-Level Programmer Manual* for detailed register information.

Optional Equipment

NI offers a variety of products to use with the PCI E Series device, including cables, connector blocks, and other accessories, as follows:

- Cables and cable assemblies, shielded and ribbon
- Connector blocks, shielded and unshielded 50 and 68-pin screw terminals
- Real Time System Integration (RTSI) bus cables
- SCXI modules and accessories for isolating, amplifying, exciting, and multiplexing signals for relays and analog output; with SCXI you can condition and acquire up to 3,072 channels
- Low channel count signal conditioning modules, devices, and accessories, including conditioning for strain gauges and RTDs, simultaneous sample and hold, and relays

For more information about these products, refer to ni.com/catalog.

Custom Cabling

NI offers cables and accessories for you to prototype your application or to use if you frequently change device interconnections.

If you want to develop your own cable, however, the following guidelines may be useful:

- For the AI signals, shielded twisted-pair wires for each AI pair yield the best results, assuming that you use differential inputs. Tie the shield for each signal pair to the ground reference at the source.
- You should route the analog lines separately from the digital lines.
- When using a cable shield, use separate shields for the analog and digital halves of the cable. Failure to do so results in noise coupling into the analog signals from transient digital signals.

Unpacking

The PCI E Series device is shipped in an antistatic package to prevent electrostatic damage to the device. Electrostatic discharge can damage several components on the device.



Caution *Never* touch the exposed pins of connectors.

To avoid such damage in handling the device, take the following precautions:

- Ground yourself using a grounding strap or by holding a grounded object.
- Touch the antistatic package to a metal part of the computer chassis before removing the device from the package.

Remove the device from the package and inspect the device for loose components or any sign of damage. Notify NI if the device appears damaged in any way. Do *not* install a damaged device into the computer.

Store the PCI E Series device in the antistatic envelope when not in use.

Safety Information

The following section contains important safety information that you *must* follow during installation and use of the product.

Do *not* operate the product in a manner not specified in this document. Misuse of the product can result in a hazard. You can compromise the safety protection built into the product if the product is damaged in any way. If the product is damaged, return it to NI for repair.

If the product is rated for use with hazardous voltages ($>30 V_{\text{rms}}$, $42.4 V_{\text{pk}}$, or $60 V_{\text{dc}}$), you may need to connect a safety earth-ground wire according to the installation instructions. Refer to Appendix A, *Specifications*, for maximum voltage ratings.

Do *not* substitute parts or modify the product. Use the product only with the chassis, modules, accessories, and cables specified in the installation instructions. You *must* have all covers and filler panels installed during operation of the product.

Do *not* operate the product in an explosive atmosphere or where there may be flammable gases or fumes. Operate the product only at or below the pollution degree stated in Appendix A, *Specifications*. Pollution is foreign matter in a solid, liquid, or gaseous state that can produce a reduction of dielectric strength or surface resistivity. The following is a description of pollution degrees:

- Pollution Degree 1 means no pollution or only dry, nonconductive pollution occurs. The pollution has no influence.

- Pollution Degree 2 means that only nonconductive pollution occurs in most cases. Occasionally, however, a temporary conductivity caused by condensation must be expected.
- Pollution Degree 3 means that conductive pollution occurs, or dry, nonconductive pollution occurs, which becomes conductive due to condensation.

Clean the product with a soft nonmetallic brush. The product *must* be completely dry and free from contaminants before returning it to service.

You *must* insulate signal connections for the maximum voltage for which the product is rated. Do *not* exceed the maximum ratings for the product. Remove power from signal lines before connection to or disconnection from the product.

Operate this product only at or below the installation category stated in Appendix A, *Specifications*.

The following is a description of installation categories:

- Installation Category I is for measurements performed on circuits not directly connected to MAINS.¹ This category is a signal level such as voltages on a printed wire board (PWB) on the secondary of an isolation transformer.

Examples of Installation Category I are measurements on circuits not derived from MAINS and specially protected (internal) MAINS-derived circuits.

- Installation Category II is for measurements performed on circuits directly connected to the low-voltage installation. This category refers to local-level distribution such as that provided by a standard wall outlet.

Examples of Installation Category II are measurements on household appliances, portable tools, and similar equipment.

¹ MAINS is defined as the electricity supply system to which the equipment concerned is designed to be connected either for powering the equipment or for measurement purposes.


- Installation Category III is for measurements performed in the building installation. This category is a distribution level referring to hardwired equipment that does not rely on standard building insulation.

Examples of Installation Category III include measurements on distribution circuits and circuit breakers. Other examples of Installation Category III are wiring including cables, bus-bars, junction boxes, switches, socket outlets in the building/fixed installation, and equipment for industrial use, such as stationary motors with a permanent connection to the building/fixed installation.

- Installation Category IV is for measurements performed at the source of the low-voltage (<1,000 V) installation.

Examples of Installation Category IV are electric meters, and measurements on primary overcurrent protection devices and ripple-control units.

Below is a diagram of a sample installation.



Installing and Configuring the Device

This chapter explains how to install and configure the PCI E Series device.

Installing the Software

Complete the following steps to install the software before installing the PCI E Series device:

1. Install the application development environment (ADE), such as LabVIEW, Measurement Studio, or VI Logger, according to the instructions on the CD and the release notes.
2. Install NI-DAQ according to the instructions on the CD and the *DAQ Quick Start Guide* included with the device.



Note It is important to install NI-DAQ before installing the PCI E Series device to ensure that the device is properly detected.

Installing the Hardware

You can install a PCI E Series device in any available expansion slot in the computer. However, to achieve best noise performance, leave as much room as possible between the PCI E Series device and other devices and hardware.

The following are general installation instructions. Refer to the computer or chassis user manual or technical reference manual for specific instructions and warnings about installing new devices.



Note Follow the guidelines in the computer documentation for installing plug-in hardware.

1. Power off and unplug the computer.
2. Remove the top cover of the computer.

3. Remove the expansion slot cover on the back panel of the computer.
4. Ground yourself using a grounding strap or by holding a grounded object. Follow the ESD protection precautions described in the *Unpacking* section of Chapter 1, *Introduction*.
5. Insert the PCI E Series device into a PCI slot. Gently rock the device to ease it into place. It may be a tight fit, but *do not force* the device into place.
6. If required, screw the mounting bracket of the PCI E Series device to the back panel rail of the computer.
7. Visually verify the installation. Make sure the device is not touching other devices or components and is fully inserted in the slot.
8. Replace the cover.
9. Plug in and power on the computer.

The PCI E Series device is now installed.

Configuring the Device

Due to the NI standard architecture for data acquisition and the PCI bus specification, the PCI E Series devices are completely software configurable. You must perform two types of configuration on the PCI E Series devices—bus-related and data acquisition-related configuration.

The PCI E Series devices are fully compatible with the industry standard *PCI Local Bus Specification, Revision 2.2*. This allows the PCI system to automatically perform all bus-related configurations and requires no user interaction. Bus-related configuration includes setting the device base memory address and interrupt channel.

Data-acquisition-related configuration includes such settings as AI polarity and range, AI mode, and others. You can configure the default settings with Measurement & Automation Explorer (MAX) or the NI-DAQ Configuration Utility. You can modify these settings through application-level software, such as NI-DAQ, LabVIEW, Measurement Studio, and VI Logger.

Hardware Overview

This chapter presents an overview of the hardware functions on the PCI E Series device.

Figure 3-1 shows a block diagram for the PCI-MIO-16E-1, the PCI-MIO-16E-4, and the NI PCI-6071E.




Figure 3-1. PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E Block Diagram

Figure 3-2 shows a block diagram for the PCI-MIO-16XE-10 and the NI PCI-6031E.




Figure 3-2. PCI-MIO-16XE-10 and NI PCI-6031E Block Diagram

Figure 3-3 shows a block diagram for the NI PCI-6032E and the NI PCI-6033E.




Figure 3-3. NI PCI-6032E and NI PCI-6033E Block Diagram

Figure 3-4 shows a block diagram for the PCI-MIO-16XE-50.




Figure 3-4. PCI-MIO-16XE-50 Block Diagram

Analog Input

The AI section of each PCI E Series device is software configurable. You can select different AI configurations through application software designed to control the PCI E Series devices. The following sections describe in detail each of the AI categories.

Input Mode

The PCI E Series devices have three different input modes—nonreferenced single-ended (NRSE) input, referenced single-ended (RSE) input, and differential (DIFF) input. The single-ended input configurations provide up to 16 channels (64 channels on the NI PCI-6031E, NI PCI-6033E, and NI PCI-6071E). The DIFF input configuration provides up to eight channels (32 channels on the NI PCI-6031E, NI PCI-6033E, and the NI PCI-6071E). Input modes are programmed on a per channel basis for

multimode scanning. For example, you can configure the circuitry to scan 12 channels—four differentially-configured channels and eight single-ended channels. Table 3-1 describes the three input configurations.

Table 3-1. Available Input Configurations for the PCI E Series

Configuration	Description
DIFF	A channel configured in DIFF mode uses two analog channel input lines. One line connects to the positive input of the device programmable gain instrumentation amplifier (PGIA), and the other connects to the negative input of the PGIA.
RSE	A channel configured in RSE mode uses one analog channel input line, which connects to the positive input of the PGIA. The negative input of the PGIA is internally tied to AI ground (AIGND).
NRSE	A channel configured in NRSE mode uses one analog channel input line, which connects to the positive input of the PGIA. The negative input of the PGIA connects to the AI sense (AISENSE) input.

For more information about the three types of input configuration, refer to the *Analog Input Signal Connections* section of Chapter 4, *Connecting Signals*, which contains diagrams showing the signal paths for the three configurations.

Input Polarity and Input Range

- ◆ PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E

These devices have two input polarities—unipolar and bipolar. Unipolar input means that the input voltage range is between 0 and V_{ref} , where V_{ref} is a positive reference voltage. Bipolar input means that the input voltage range is between $-V_{\text{ref}}/2$ and $+V_{\text{ref}}/2$. So, these devices have a unipolar input range of 10 V (0 to 10 V) and a bipolar input range of 10 V (± 5 V).

You can program polarity and range settings on a per channel basis so that you can configure each input channel uniquely.

The software-programmable gain on these devices increases their overall flexibility by matching the input signal ranges to those that the ADC can accommodate. They have gains of 0.5, 1, 2, 5, 10, 20, 50, and 100 and are

suiting for a wide variety of signal levels. With the proper gain setting, you can use the full resolution of the ADC to measure the input signal. Table 3-2 shows the overall input range and precision according to the input range configuration and gain used.

Table 3-2. Actual Range and Measurement Precision, PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E

Range Configuration	Gain	Actual Input Range	Precision ¹
0 to +10 V	1.0	0 to +10 V	2.44 mV
	2.0	0 to +5 V	1.22 mV
	5.0	0 to +2 V	488.28 μ V
	10.0	0 to +1 V	244.14 μ V
	20.0	0 to +500 mV	122.07 μ V
	50.0	0 to +200 mV	48.83 μ V
	100.0	0 to +100 mV	24.41 μ V
-5 to +5 V	0.5	-10 to +10 V	4.88 mV
	1.0	-5 to +5 V	2.44 mV
	2.0	-2.5 to +2.5 V	1.22 mV
	5.0	-1 to +1 V	488.28 μ V
	10.0	-500 to +500 mV	244.14 μ V
	20.0	-250 to +250 mV	122.07 μ V
	50.0	-100 to +100 mV	48.83 μ V
100.0	-50 to +50 mV	24.41 μ V	
¹ The value of 1 LSB of the 12-bit ADC; that is, the voltage increment corresponding to a change of one count in the ADC 12-bit count. Note: Refer to Appendix A, <i>Specifications</i> , for absolute maximum ratings.			

- ◆ PCI-MIO-16XE-10, PCI-MIO-16XE-50, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E

These devices have two input polarities—unipolar and bipolar. Unipolar input means that the input voltage range is between 0 and V_{ref} , where V_{ref} is a positive reference voltage. Bipolar input means that the input voltage range is between $-V_{\text{ref}}$ and $+V_{\text{ref}}$. So, these devices have a unipolar input range of 10 V (0 to 10 V) and a bipolar input range of 20 V (± 10 V). You can program polarity and range settings on a per channel basis so that you can configure each input channel uniquely.



Note You can calibrate the PCI-MIO-16XE-10, PCI-MIO-16XE-50, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E AI circuitry for either a unipolar or bipolar polarity. If you mix unipolar and bipolar channels in the scan list and you are using NI-DAQ, NI-DAQ loads the calibration constants appropriate to the polarity for which AI channel 0 is configured.

The software-programmable gain on these devices increases their overall flexibility by matching the input signal ranges to those that the ADC can accommodate. The PCI-MIO-16XE-50 has gains of 1, 2, 10, and 100, and the other devices have gains of 1, 2, 5, 10, 20, 50, and 100. These gains are suited for a wide variety of signal levels. With the proper gain setting, you can use the full resolution of the ADC to measure the input signal.

Table 3-3 shows the overall input range and precision according to the input range configuration and gain used.

Table 3-3. Actual Range and Measurement Precision, PCI-MIO-16XE-10, PCI-MIO-16XE-50, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E

Range Configuration	Gain	Actual Input Range	Precision*
0 to +10 V	1.0	0 to +10 V	152.59 μ V
	2.0	0 to +5 V	76.29 μ V
	5.0**	0 to +2 V	30.52 μ V
	10.0	0 to +1 V	15.26 μ V
	20.0**	0 to +500 mV	7.63 μ V
	50.0**	0 to +200 mV	3.05 μ V
	100.0	0 to 100 mV	1.53 μ V
	-10 to +10 V	1.0	-10 to +10 V
2.0		-5 to +5 V	152.59 μ V
5.0**		-2 to +2 V	61.04 μ V
10.0		-1 to +1 V	30.52 μ V
20.0**		-500 to +500 mV	15.26 μ V
50.0**		-200 to +200 mV	6.10 μ V
100.0		-100 to +100 mV	3.05 μ V
<p>* The value of 1 LSB of the 16-bit ADC; that is, the voltage increment corresponding to a change of one count in the ADC 16-bit count.</p> <p>** Not available on the PCI-MIO-16XE-50</p> <p>Note: Refer to Appendix A, <i>Specifications</i>, for absolute maximum ratings.</p>			

Considerations for Selecting Input Ranges

Which input polarity and range you select depends on the expected range of the incoming signal. A large input range can accommodate a large signal variation but reduces the voltage resolution. Choosing a smaller input range improves the voltage resolution but may result in the input signal going out of range. For best results, match the input range as closely as possible to the expected range of the input signal. For example, if you are certain the input signal is not negative (below 0 V), unipolar input polarity is best. However, if the signal is negative or equal to zero, you get inaccurate readings if you use unipolar input polarity.

Dither

When you enable dither, you add approximately $0.5 \text{ LSB}_{\text{rms}}$ of white Gaussian noise to the signal to be converted by the ADC. This addition is useful for applications involving averaging to increase the resolution of the PCI E Series device, as in calibration or spectral analysis. In such applications, noise modulation is decreased and differential linearity is improved by the addition of the dither. When taking DC measurements, such as when checking the device calibration, you should enable dither and average about 1,000 points to take a single reading. This process removes the effects of quantization and reduces measurement noise, resulting in improved resolution. For high-speed applications not involving averaging or spectral analysis, you may want to disable the dither to reduce noise. The software enables and disables the dither circuitry.

Figure 3-5 illustrates the effect of dither on signal acquisition. Figure 3-5a shows a small ($\pm 4 \text{ LSB}$) sine wave acquired with dither disabled. The ADC quantization is clearly visible. Figure 3-5b shows what happens when 50 such acquisitions are averaged together; quantization is still plainly visible. In Figure 3-5c, the sine wave is acquired with dither on. There is a considerable amount of visible noise. But averaging about 50 such acquisitions, as shown in Figure 3-5d, eliminates both the added noise and the effects of quantization. Dither has the effect of forcing quantization noise to become a zero-mean random variable rather than a deterministic function of the input signal.




Figure 3-5. Dither

You cannot disable dither on the PCI-MIO-16XE-10, PCI-MIO-16XE-50, NI PCI-6031E, NI PCI-6032E, or NI PCI-6033E. This is because the ADC resolution is so fine that the ADC and the PGIA inherently produce almost $0.5 \text{ LSB}_{\text{rms}}$ of noise. This is equivalent to having a dither circuit that is always enabled.

Multichannel Scanning Considerations

Most of the PCI E Series devices can scan multichannels at the same maximum rate as their single-channel rate; however, pay careful attention to the settling times for each of the devices. The settling time for most of the PCI E Series devices is independent of the selected gain, even at the maximum sampling rate. The settling time for the very high-speed devices is gain dependent, which can affect the useful sampling rate for a given gain. No extra settling time is necessary between channels as long as the gain is constant and source impedances are low. Refer to Appendix A,

Specifications, for a complete listing of settling times for each of the PCI E Series devices.

When scanning among channels at various gains, the settling times may increase. When the PGIA switches to a higher gain, the signal on the previous channel may be well outside the new, smaller range. For example, suppose a 4 V signal is connected to channel 0 and a 1 mV signal is connected to channel 1, and suppose the PGIA is programmed to apply a gain of one to channel 0 and a gain of 100 to channel 1. When the multiplexer switches to channel 1 and the PGIA switches to a gain of 100, the new full-scale range is 100 mV (if the ADC is in unipolar mode).

The approximately 4 V step from 4 V to 1 mV is 4,000% of the new full-scale range. For a 16-bit device to settle within 0.0015% (15 ppm or 1 LSB) of the 100 mV full-scale range on channel 1, the input circuitry must settle within 0.00004% (0.4 ppm or 1/400 LSB) of the 4 V step. It may take as long as 200 μ s for the circuitry to settle this much. In general, this extra settling time is not needed when the PGIA is switching to a lower gain.

Settling times can also increase when scanning high-impedance signals due to a phenomenon called *charge injection*, where the AI multiplexer injects a small amount of charge into each signal source when that source is selected. If the impedance of the source is not low enough, the effect of the charge—a voltage error—does not decay by the time the ADC samples the signal. For this reason, keep source impedances under 1 k Ω to perform high-speed scanning.

Due to the previously described limitations of settling times resulting from these conditions, multichannel scanning is not recommended unless sampling rates are low enough or it is necessary to sample several signals as nearly simultaneously as possible. The data is much more accurate and channel-to-channel independent if you acquire data from each channel independently (for example, 100 points from channel 0, then 100 points from channel 1, then 100 points from channel 2, and so on).

Analog Output

- ◆ PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E

These devices supply two channels of AO voltage at the I/O connector. The reference and range for the AO circuitry is software selectable. The reference can be either internal or external, whereas the range can be either bipolar or unipolar.

- ◆ PCI-MIO-16XE-10 and NI PCI-6031E

These devices supply two channels of AO voltage at the I/O connector. The range is software-selectable between unipolar (0 to 10 V) and bipolar (± 10 V).

- ◆ PCI-MIO-16XE-50

This device supplies two channels of AO voltage at the I/O connector. The range is fixed at bipolar ± 10 V.

Analog Output Reference Selection

- ◆ PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E

You can connect each D/A converter (DAC) to these PCI E Series devices' internal reference of 10 V or to the external reference signal connected to the external reference (EXTREF) pin on the I/O connector. This signal applied to EXTREF should be within ± 11 V. You do not need to configure both channels for the same mode.

Analog Output Polarity Selection

- ◆ PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E

You can configure each AO channel for either unipolar or bipolar output. A unipolar configuration has a range of 0 to V_{ref} at the analog output. A bipolar configuration has a range of $-V_{\text{ref}}$ to $+V_{\text{ref}}$ at the analog output. V_{ref} is the voltage reference used by the DACs in the AO circuitry and can be either the +10 V onboard reference or an externally supplied reference within ± 11 V. You do not need to configure both channels for the same range.

Selecting a bipolar range for a particular DAC means that any data written to that DAC is interpreted as two's complement format. In two's complement mode, data values written to the AO channel can be either positive or negative. If you select unipolar range, data is interpreted in straight binary format. In straight binary mode, data values written to the AO channel range must be positive.

- ◆ PCI-MIO-16XE-10 and NI PCI-6031E

You can configure each AO channel for either unipolar or bipolar output. A unipolar configuration has a range of 0 to 10 V at the analog output. A bipolar configuration has a range of -10 to $+10$ V at the analog output. You do not need to configure both channels for the same range.

Selecting a bipolar range for a particular DAC means that any data written to that DAC is interpreted as two's complement format. In two's complement mode, data values written to the AO channel can be either positive or negative. If you select unipolar range, data is interpreted in straight binary format. In straight binary mode, data values written to the AO channel range must be positive.

Analog Output Reglitch Selection

- ◆ PCI-MIO-16E-1 and NI PCI-6071E

In normal operation, a DAC output glitches whenever it is updated with a new value. The glitch energy differs from code to code and appears as distortion in the frequency spectrum. Each analog output contains a reglitch circuit that generates uniform glitch energy at every code rather than large glitches at the major code transitions. This uniform glitch energy appears as a multiple of the update rate in the frequency spectrum. Notice that this reglitch circuit does *not* eliminate the glitches; it only makes them more uniform in size. Reglitching is normally disabled at startup and the software can independently enable each channel.

Analog Trigger

- ◆ PCI-MIO-16E-1, PCI-MIO-16E-4, PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, NI PCI-6033E, and NI PCI-6071E

In addition to supporting internal software triggering and external digital triggering to initiate a data acquisition sequence, these devices also support analog triggering. You can configure the analog trigger circuitry to accept either a direct analog input from the PFI0/TRIG1 pin on the I/O connector or a postgain signal from the output of the PGIA, as shown in Figure 3-6. The trigger-level range for the direct analog channel is ± 10 V in 78 mV steps for the PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E, and ± 10 V in 4.9 mV steps for the PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E. The range for the post-PGIA trigger selection is simply the full-scale range of the selected channel, and the resolution is that range divided by 256 for the PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E and divided by 4,096 for the PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E.



Note The PFI0/TRIG1 pin is an analog input when configured as an analog trigger. Therefore, it is susceptible to crosstalk from adjacent pins, which can result in false triggering when the pin is left unconnected. To avoid false triggering, make sure this pin is connected to a low-impedance signal source (less than 1 k Ω source impedance) if you plan to enable this input using software.




Figure 3-6. Analog Trigger Block Diagram

There are five analog triggering modes available, as shown in Figures 3-7 through 3-11. You can set **lowValue** and **highValue** independently in software.

In below-low-level analog triggering mode, the trigger is generated when the signal value is less than **lowValue**. **HighValue** is unused.




Figure 3-7. Below-Low-Level Analog Triggering Mode

In above-high-level analog triggering mode, the trigger is generated when the signal value is greater than **highValue**. **LowValue** is unused.




Figure 3-8. Above-High-Level Analog Triggering Mode

In inside-region analog triggering mode, the trigger is generated when the signal value is between the **lowValue** and the **highValue**.




Figure 3-9. Inside-Region Analog Triggering Mode

In high-hysteresis analog triggering mode, the trigger is generated when the signal value is greater than **highValue**, with the hysteresis specified by **lowValue**.




Figure 3-10. High-Hysteresis Analog Triggering Mode

In low-hysteresis analog triggering mode, the trigger is generated when the signal value is less than **lowValue**, with the hysteresis specified by **highValue**.




Figure 3-11. Low-Hysteresis Analog Triggering Mode

The analog trigger circuit generates an internal digital trigger based on the AI signal and the user-defined trigger levels. This digital trigger can be used by any of the timing sections of the DAQ-STC, including the AI, AO, and general-purpose counter/timer sections. For example, the AI section can be configured to acquire n scans after the AI signal crosses a specific threshold. As another example, the AO section can be configured to update its outputs whenever the AI signal crosses a specific threshold.

Digital I/O

The PCI E Series devices contain eight lines of DIO for general-purpose use. You can individually software-configure each line for either input or output. At system startup and reset, the DIO ports are all high-impedance.

The hardware up/down control for general-purpose counters 0 and 1 are connected onboard to DIO6 and DIO7, respectively. Thus, you can use DIO6 and DIO7 to control the general-purpose counters. The up/down control signals are input only and do not affect the operation of the DIO lines.

Timing Signal Routing

The DAQ-STC provides a very flexible interface for connecting timing signals to other devices or external circuitry. The PCI E Series device uses the RTSI bus to interconnect timing signals between devices, and the Programmable Function Input (PFI) pins on the I/O connector to connect the device to external circuitry. These connections are designed to enable the PCI E Series device to both control and be controlled by other devices and circuits.

There are a total of 13 timing signals internal to the DAQ-STC that can be controlled by an external source. These timing signals can also be controlled by signals generated internally to the DAQ-STC, and these selections are fully software configurable. For example, the signal routing multiplexer for controlling the CONVERT* signal is shown in Figure 3-12.




Figure 3-12. CONVERT* Signal Routing

This figure shows that CONVERT* can be generated from a number of sources, including the external signals RTSI<0..6> and PFI<0..9> and the internal signals Sample Interval Counter TC and GPCTR0_OUT.

Many of these timing signals are also available as outputs on the RTSI pins, as described in the *RTSI Triggers* section, and on the PFI pins, as described in Chapter 4, *Connecting Signals*.

Programmable Function Inputs

The 10 PFIs are connected to the signal routing multiplexer for each timing signal, and software can select one of the PFIs as the external source for a given timing signal. It is important to note that any of the PFIs can be used as an input by any of the timing signals and that multiple timing signals can use the same PFI simultaneously. This flexible routing scheme reduces the need to change physical connections to the I/O connector for different

applications. You also can individually enable each of the PFI pins to output a specific internal timing signal. For example, if you need the UPDATE* signal as an output on the I/O connector, software can turn on the output driver for the PFI5/UPDATE* pin.

Device and RTSI Clocks

Many functions performed by the PCI E Series devices require a frequency timebase to generate the necessary timing signals for controlling A/D conversions, DAC updates, or general-purpose signals at the I/O connector.

A PCI E Series device can use either its internal 20 MHz timebase or a timebase received over the RTSI bus. In addition, if you configure the device to use the internal timebase, you can also program the device to drive its internal timebase over the RTSI bus to another device that is programmed to receive this timebase signal. This clock source, whether local or from the RTSI bus, is used directly by the device as the primary frequency source. The default configuration at startup is to use the internal timebase without driving the RTSI bus timebase signal. This timebase is software selectable.

RTSI Triggers

The seven RTSI trigger lines on the RTSI bus provide a very flexible interconnection scheme for any PCI E Series device sharing the RTSI bus. These bidirectional lines can drive any of eight timing signals onto the RTSI bus and can receive any of these timing signals. This signal connection scheme is shown in Figure 3-13.




Figure 3-13. RTSI Bus Signal Connection

Refer to the *Timing Connections* section of Chapter 4, *Connecting Signals*, for a description of the signals shown in Figure 3-13.

Connecting Signals

This chapter describes how to connect signals to the PCI E Series device using the device I/O connector.

Table 4-1. I/O Connector Details

Device with I/O Connector	Number of Pins	Cable for Connecting to 100-pin Signal Accessories	Cable for Connecting to 68-pin Signal Accessories	Cable for Connecting to 50-pin Signal Accessories
PCI-MIO-16E-1, PCI-MIO-16E-4, PCI-MIO-16XE-10, PCI-MIO-16XE-50, and NI PCI-6032E	68	N/A	SH68-68-EP Shielded Cable, SH68-68R1-EP Shielded Cable, R6868 Ribbon Cable	SH6850 Shielded Cable, R6850 Ribbon Cable
NI PCI-6031E, NI PCI-6033E, and NI PCI-6071E	100	SH100100 Shielded Cable	SH1006868 Shielded Cable	R1005050 Ribbon Cable

I/O Connector

Figure 4-1 shows the pin assignments for the 68-pin I/O connector on the PCI-MIO-16XE-10, NI PCI-6032E, PCI-MIO-16E-1, PCI-MIO-16E-4, and PCI-MIO-16XE-50. Figure 4-2 shows the pin assignments for the 100-pin I/O connector on the NI PCI-6031E, NI PCI-6033E, and NI PCI-6071E. Refer to Appendix B, *Optional Cable Connector Descriptions*, for the pin assignments for the 50-pin connector. A signal description follows the connector pinouts.



Caution Connections that exceed any of the maximum ratings of input or output signals on the PCI E Series devices can damage the PCI E Series device and the computer. Maximum input ratings for each signal are given in the *Protection* column of the I/O signal summary tables in this chapter. NI is *not* liable for any damage resulting from such signal connections.

ACH8	34	68	ACH0
ACH1	33	67	AIGND
AIGND	32	66	ACH9
ACH10	31	65	ACH2
ACH3	30	64	AIGND
AIGND	29	63	ACH11
ACH4	28	62	AISENSE
AIGND	27	61	ACH12
ACH13	26	60	ACH5
ACH6	25	59	AIGND
AIGND	24	58	ACH14
ACH15	23	57	ACH7
DAC0OUT ¹	22	56	AIGND
DAC1OUT ¹	21	55	AOGND
EXTREF ²	20	54	AOGND
DIO4	19	53	DGND
DGND	18	52	DIO0
DIO1	17	51	DIO5
DIO6	16	50	DGND
DGND	15	49	DIO2
+5V	14	48	DIO7
DGND	13	47	DIO3
DGND	12	46	SCANCLK
PFI0/TRIG1	11	45	EXTSTROBE*
PFI1/TRIG2	10	44	DGND
DGND	9	43	PFI2/CONVERT*
+5V	8	42	PFI3/GPCTR1_SOURCE
DGND	7	41	PFI4/GPCTR1_GATE
PFI5/UPDATE*	6	40	GPCTR1_OUT
PFI6/WFTRIG	5	39	DGND
DGND	4	38	PFI7/STARTSCAN
PFI9/GPCTR0_GATE	3	37	PFI8/GPCTR0_SOURCE
GPCTR0_OUT	2	36	DGND
FREQ_OUT	1	35	DGND

¹ Not available on the PCI-6032E
² Not available on the PCI-MIO-16XE-10, PCI-MIO-16XE-50, or PCI-6032E

Figure 4-1. I/O Connector Pin Assignment for the PCI-MIO-16E-1, PCI-MIO-16E-4, PCI-MIO-16XE-50, PCI-MIO-16XE-10, and NI PCI-6032E

AIGND	1	51	ACH16
AIGND	2	52	ACH24
ACH0	3	53	ACH17
ACH8	4	54	ACH25
ACH1	5	55	ACH18
ACH9	6	56	ACH26
ACH2	7	57	ACH19
ACH10	8	58	ACH27
ACH3	9	59	ACH20
ACH11	10	60	ACH28
ACH4	11	61	ACH21
ACH12	12	62	ACH29
ACH5	13	63	ACH22
ACH13	14	64	ACH30
ACH6	15	65	ACH23
ACH14	16	66	ACH31
ACH7	17	67	ACH32
ACH15	18	68	ACH40
AISENSE	19	69	ACH33
DAC0OUT ¹	20	70	ACH41
DAC1OUT ¹	21	71	ACH34
EXTREF ²	22	72	ACH42
AOGND	23	73	ACH35
DGND	24	74	ACH43
DIO0	25	75	AISENSE2
DIO4	26	76	AIGND
DIO1	27	77	ACH36
DIO5	28	78	ACH44
DIO2	29	79	ACH37
DIO6	30	80	ACH45
DIO3	31	81	ACH38
DIO7	32	82	ACH46
DGND	33	83	ACH39
+5V	34	84	ACH47
+5V	35	85	ACH48
SCANCLK	36	86	ACH56
EXTSTROBE*	37	87	ACH49
PFI0/TRIG1	38	88	ACH57
PFI1/TRIG2	39	89	ACH50
PFI2/CONVERT*	40	90	ACH58
PFI3/GPCTR1_SOURCE	41	91	ACH51
PFI4/GPCTR1_GATE	42	92	ACH59
GPCTR1_OUT	43	93	ACH52
PFI5/UPDATE*	44	94	ACH60
PFI6/WFTRIG	45	95	ACH53
PFI7/STARTSCAN	46	96	ACH61
PFI8/GPCTR0_SOURCE	47	97	ACH54
PFI9/GPCTR0_GATE	48	98	ACH62
GPCTR0_OUT	49	99	ACH55
FREQ_OUT	50	100	ACH63

¹ Not available on the NI PCI-6033E

² Not available on the NI PCI-6031E or NI PCI-6033E

Figure 4-2. I/O Connector Pin Assignment for the NI PCI-6071E, NI PCI-6031E, and NI PCI-6033E

I/O Connector Signal Descriptions

Signal Name	Reference	Direction	Description
AIGND	—	—	AI Ground—These pins are the reference point for single-ended measurements in RSE configuration and the bias current return point for differential measurements. All three ground references—AIGND, AOGND, and DGND—are connected together on the PCI E Series device.
ACH<0..15>	AIGND	Input	AI Channels 0 through 15—Each channel pair, ACH< <i>i</i> , <i>i</i> +8> (<i>i</i> = 0..7), can be configured as either one differential input or two single-ended inputs.
ACH<16..63>	AIGND	Input	AI Channels 16 through 63 (NI PCI-6031E, NI PCI-6033E, NI PCI-6071E only)—Each channel pair, ACH< <i>i</i> , <i>i</i> +8> (<i>i</i> = 16..23, 32..39, 48..55), can be configured as either one differential input or two single-ended inputs.
AISENSE	AIGND	Input	AI Sense—This pin serves as the reference node for any of channels ACH<0..15> in NRSE configuration.
AISENSE2	AIGND	Input	AI Sense (NI PCI-6031E, NI PCI-6033E, and NI PCI-6071E only)—This pin serves as the reference node for any of channels ACH<16..63> in NRSE configuration.
DAC0OUT	AOGND	Output	Analog Channel 0 Output—This pin supplies the voltage output of AO channel 0. This pin is <i>not</i> available on the NI PCI-6032E or NI PCI-6033E.
DAC1OUT	AOGND	Output	Analog Channel 1 Output—This pin supplies the voltage output of AO channel 1. This pin is <i>not</i> available on the NI PCI-6032E or NI PCI-6033E.
EXTREF	A0GND	Input	External Reference—This is the external reference input for the AO circuitry. This pin is <i>not</i> available on the PCI-MIO-16XE-10, PCI-MIO-16XE-50, NI PCI-6031E, NI PCI-6032E, or NI PCI-6033E.
AOGND	—	—	AO Ground—The AO voltages are referenced to this node. All three ground references—AIGND, AOGND, and DGND—are connected together on the PCI E Series device.
DGND	—	—	Digital Ground—This pin supplies the reference for the digital signals at the I/O connector as well as the +5 VDC supply. All three ground references—AIGND, AOGND, and DGND—are connected together on the PCI E Series device.
DIO<0..7>	DGND	Input or Output	DIO Signals—DIO6 and 7 can control the up/down signal of general-purpose counters 0 and 1, respectively. DIO7 is the MSB and DIO0 is the LSB.

Signal Name	Reference	Direction	Description
+5V	DGND	Output	+5 VDC Source—These pins are fused for up to 1 A of +5 V supply. The fuse is self-resetting.
SCANCLK	DGND	Output	Scan Clock—This pin pulses once for each A/D conversion in the scanning modes when enabled. The low-to-high edge indicates when the input signal can be removed from the input or switched to another signal.
EXTSTROBE*	DGND	Output	External Strobe—This output can be toggled under software control to latch signals or trigger events on external devices.
PFI0/TRIG1	DGND	Input	PFI0/Trigger 1—As an input, this is either one of the Programmable Function Inputs (PFIs) or the source for the hardware analog trigger. PFI signals are explained in the Timing Connections section later in this chapter. The hardware analog trigger is explained in the Analog Trigger section of Chapter 3, Hardware Overview . Analog trigger is available only on the PCI-MIO-16E-1, PCI-MIO-16E-4, PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, NI PCI-6033E, and the NI PCI-6071E.
		Output	As an output, this is the TRIG1 signal. In posttrigger data acquisition sequences, a low-to-high transition indicates the initiation of the acquisition sequence. In pretrigger applications, a low-to-high transition indicates the initiation of the pretrigger conversions.
PFI1/TRIG2	DGND	Input	PFI1/Trigger 2—As an input, this is one of the PFIs.
		Output	As an output, this is the TRIG2 signal. In pretrigger applications, a low-to-high transition indicates the initiation of the posttrigger conversions. TRIG2 is not used in posttrigger applications.
PFI2/CONVERT*	DGND	Input	PFI2/Convert—As an input, this is one of the PFIs.
		Output	As an output, this is the CONVERT* signal. A high-to-low edge on CONVERT* indicates that an A/D conversion is occurring.
PFI3/GPCTR1_SOURCE	DGND	Input	PFI3/Counter 1 Source—As an input, this is one of the PFIs.
		Output	As an output, this is the GPCTR1_SOURCE signal. This signal reflects the actual source connected to the general-purpose counter 1.
PFI4/GPCTR1_GATE	DGND	Input	PFI4/Counter 1 Gate—As an input, this is one of the PFIs.
		Output	As an output, this is the GPCTR1_GATE signal. This signal reflects the actual gate signal connected to the general-purpose counter 1.

Signal Name	Reference	Direction	Description
GPCTR1_OUT	DGND	Output	Counter 1 Output—This output is from the general-purpose counter 1 output.
PFI5/UPDATE*	DGND	Input Output	PFI5/Update—As an input, this is one of the PFIs. As an output, this is the UPDATE* signal. A high-to-low edge on UPDATE* indicates that the AO primary group is being updated.
PFI6/WFTRIG	DGND	Input Output	PFI6/Waveform Trigger—As an input, this is one of the PFIs. As an output, this is the WFTRIG signal. In timed AO sequences, a low-to-high transition indicates the initiation of the waveform generation.
PFI7/STARTSCAN	DGND	Input Output	PFI7/Start of Scan—As an input, this is one of the PFIs. As an output, this is the STARTSCAN signal. This pin pulses once at the start of each AI scan in the interval scan. A low-to-high transition indicates the start of the scan.
PFI8/GPCTR0_SOURCE	DGND	Input Output	PFI8/Counter 0 Source—As an input, this is one of the PFIs. As an output, this is the GPCTR0_SOURCE signal. This signal reflects the actual source connected to the general-purpose counter 0.
PFI9/GPCTR0_GATE	DGND	Input Output	PFI9/Counter 0 Gate—As an input, this is one of the PFIs. As an output, this is the GPCTR0_GATE signal. This signal reflects the actual gate signal connected to the general-purpose counter 0.
GPCTR0_OUT	DGND	Output	Counter 0 Output—This output is from the general-purpose counter 0 output.
FREQ_OUT	DGND	Output	Frequency Output—This output is from the frequency generator output.

I/O Signal Summary, PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E

Signal Name	Signal Type and Direction	Impedance Input/ Output	Protection (Volts) On/Off	Source (mA at V)	Sink (mA at V)	Rise Time (ns)	Bias
ACH<0..63>	AI	100 G Ω in parallel with 100 pF	25/15	—	—	—	± 200 pA
AISENSE, AISENSE2	AI	100 G Ω in parallel with 100 pF	25/15	—	—	—	± 200 pA
AIGND	AO	—	—	—	—	—	—
DAC0OUT	AO	0.1 Ω	Short-circuit to ground	5 at 10	5 at -10	20 V/ μ s	—
DAC1OUT	AO	0.1 Ω	Short-circuit to ground	5 at 10	5 at -10	20 V/ μ s	—
EXTREF	AI	10 k Ω	25/15	—	—	—	—
AOGND	AO	—	—	—	—	—	—
DGND	DO	—	—	—	—	—	—
VCC	DO	0.1 Ω	Short-circuit to ground	1A	—	—	—
DIO<0..7>	DIO	—	V _{CC} +0.5	13 at (V _{CC} -0.4)	24 at 0.4	1.1	50 k Ω pu
SCANCLK	DO	—	—	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 k Ω pu
EXTSTROBE*	DO	—	—	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 k Ω pu
PFI0/TRIG1	AI DIO	10 k Ω	± 35 V _{CC} +0.5	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	9 k Ω pu and 10 k Ω pd
PFI1/TRIG2	DIO	—	V _{CC} +0.5	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 k Ω pu
PFI2/CONVERT*	DIO	—	V _{CC} +0.5	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 k Ω pu
PFI3/GPCTR1_SOURCE	DIO	—	V _{CC} +0.5	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 k Ω pu

Signal Name	Signal Type and Direction	Impedance Input/ Output	Protection (Volts) On/Off	Source (mA at V)	Sink (mA at V)	Rise Time (ns)	Bias
PFI4/GPCTR1_GATE	DIO	—	V _{CC} +0.5	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 kΩ pu
GPCTR1_OUT	DO	—	—	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 kΩ pu
PFI5/UPDATE*	DIO	—	V _{CC} +0.5	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 kΩ pu
PFI6/WFTRIG	DIO	—	V _{CC} +0.5	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 kΩ pu
PFI7/STARTSCAN	DIO	—	V _{CC} +0.5	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 kΩ pu
PFI8/GPCTR0_SOURCE	DIO	—	V _{CC} +0.5	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 kΩ pu
PFI9/GPCTR0_GATE	DIO	—	V _{CC} +0.5	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 kΩ pu
GPCTR0_OUT	DO	—	—	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 kΩ pu
FREQ_OUT	DO	—	—	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 kΩ pu

AI = Analog Input AO = Analog Output AI/DIO = Analog/Digital Input/Output
DIO = Digital Input/Output DO = Digital Output pd = pull down
pu = pull up
Note: The tolerance on the 50 kΩ pull-up and pull-down resistors is very large. Actual value may range between 17 kΩ and 100 kΩ.

I/O Signal Summary, PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E

Signal Name	Signal Type and Direction	Impedance Input/ Output	Protection (Volts) On/Off	Source (mA at V)	Sink (mA at V)	Rise Time (ns)	Bias
ACH<0..63>	AI	100 GΩ in parallel with 100 pF	25/15	—	—	—	±1 nA
AISENSE, AISENSE2	AI	100 GΩ in parallel with 100 pF	25/15	—	—	—	±1 nA
AIGND	AO	—	—	—	—	—	—

Signal Name	Signal Type and Direction	Impedance Input/ Output	Protection (Volts) On/Off	Source (mA at V)	Sink (mA at V)	Rise Time (ns)	Bias
DAC0OUT ¹	AO	0.1 Ω	Short-circuit to ground	5 at 10	5 at -10	5 V/ μ s	—
DAC1OUT ¹	AO	0.1 Ω	Short-circuit to ground	5 at 10	5 at -10	5 V/ μ s	—
AOGND	AO	—	—	—	—	—	—
DGND	DO	—	—	—	—	—	—
VCC	DO	0.1 Ω	Short-circuit to ground	1 A	—	—	—
DIO<0..7>	DIO	—	V _{CC} +0.5	13 at (V _{CC} -0.4)	24 at 0.4	1.1	50 k Ω pu
SCANCLK	DO	—	—	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 k Ω pu
EXTSTROBE*	DO	—	—	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 k Ω pu
PFI0/TRIG1	AI DIO	10 k Ω	\pm 35 V _{CC} +0.5	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	9 k Ω pu and 10 k Ω pd
PFI1/TRIG2	DIO	—	V _{CC} +0.5	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 k Ω pu
PFI2/CONVERT*	DIO	—	V _{CC} +0.5	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 k Ω pu
PFI3/GPCTR1_SOURCE	DIO	—	V _{CC} +0.5	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 k Ω pu
PFI4/GPCTR1_GATE	DIO	—	V _{CC} +0.5	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 k Ω pu
GPCTR1_OUT	DO	—	—	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 k Ω pu
PFI5/UPDATE*	DIO	—	V _{CC} +0.5	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 k Ω pu
PFI6/WFTRIG	DIO	—	V _{CC} +0.5	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 k Ω pu
PFI7/STARTSCAN	DIO	—	V _{CC} +0.5	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 k Ω pu
PFI8/GPCTR0_SOURCE	DIO	—	V _{CC} +0.5	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 k Ω pu

Signal Name	Signal Type and Direction	Impedance Input/ Output	Protection (Volts) On/Off	Source (mA at V)	Sink (mA at V)	Rise Time (ns)	Bias
PF19/GPCTR0_GATE	DIO	—	V _{CC} +0.5	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 kΩ pu
GPCTR0_OUT	DO	—	—	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 kΩ pu
FREQ_OUT	DO	—	—	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 kΩ pu
AI = Analog Input DIO = Digital Input/Output pd = pull down AO = Analog Output DO = Digital Output pu = pull up ¹ Not available on NI PCI-6032E and NI PCI-6033E Note: The tolerance on the 50 kΩ pull-up and pull-down resistors is very large. Actual value may range between 17 kΩ and 100 kΩ.							

I/O Signal Summary, PCI-MIO-16XE-50

Signal Name	Signal Type and Direction	Impedance Input/ Output	Protection (Volts) On/Off	Source (mA at V)	Sink (mA at V)	Rise Time (ns)	Bias
ACH<0..15>	AI	20 GΩ in parallel with 100 pF	25/15	—	—	—	±3 nA
AISENSE	AI	20 GΩ in parallel with 100 pF	25/15	—	—	—	±3 nA
AIGND	AO	—	—	—	—	—	—
DAC0OUT	AO	0.1 Ω	Short-circuit to ground	5 at -10	5 at -10	2 V/μs	—
DAC1OUT	AO	0.1 Ω	Short-circuit to ground	5 at -10	5 at -10	2 V/μs	—
AOGND	AO	—	—	—	—	—	—
DGND	DO	—	—	—	—	—	—
VCC	DO	0.1 Ω	Short-circuit to ground	1 A	—	—	—
DIO<0..7>	DIO	—	V _{CC} +0.5	13 at (V _{CC} -0.4)	24 at 0.4	1.1	50 kΩ pu
SCANCLK	DO	—	—	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 kΩ pu

Signal Name	Signal Type and Direction	Impedance Input/Output	Protection (Volts) On/Off	Source (mA at V)	Sink (mA at V)	Rise Time (ns)	Bias
EXTSTROBE*	DO	—	—	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 kΩ pu
PFI0/TRIG11	DIO	—	V _{CC} +0.5	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 kΩ pu
PFI1/TRIG2	DIO	—	V _{CC} +0.5	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 kΩ pu
PFI2/CONVERT*	DIO	—	V _{CC} +0.5	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 kΩ pu
PFI3/GPCTR1_SOURCE	DIO	—	V _{CC} +0.5	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 kΩ pu
PFI4/GPCTR1_GATE	DIO	—	V _{CC} +0.5	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 kΩ pu
GPCTR1_OUT	DO	—	—	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 kΩ pu
PFI5/UPDATE*	DIO	—	V _{CC} +0.5	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 kΩ pu
PFI6/WFTRIG	DIO	—	V _{CC} +0.5	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 kΩ pu
PFI7/STARTSCAN	DIO	—	V _{CC} +0.5	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 kΩ pu
PFI8/GPCTR0_SOURCE	DIO	—	V _{CC} +0.5	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 kΩ pu
PFI9/GPCTR0_GATE	DIO	—	V _{CC} +0.5	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 kΩ pu
GPCTR0_OUT	DO	—	—	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 kΩ pu
FREQ_OUT	DO	—	—	3.5 at (V _{CC} -0.4)	5 at 0.4	1.5	50 kΩ pu
AI = Analog Input DIO = Digital Input/Output pd = pull down AO = Analog Output DO = Digital Output pu = pull up							

Analog Input Signal Connections

- ◆ PCI-MIO-16E-1, PCI-MIO-16E-4, PCI-MIO-16XE-50, PCI-MIO-16XE-10, and NI PCI-6032E

The AI signals for the PCI E Series devices are ACH<0..15>, AISENSE, and AIGND. The ACH<0..15> signals are tied to the 16 AI channels of the PCI E Series device. In single-ended mode, signals connected to ACH<0..15> are routed to the positive input of the device PGIA.

In differential mode, signals connected to ACH<0..7> are routed to the positive input of the PGIA, and signals connected to ACH<8..15> are routed to the negative input of the PGIA.

- ◆ NI PCI-6031E, NI PCI-6033E, and NI PCI-6071E

The AI signals are ACH<0..63>, AISENSE, AISENSE2, and AIGND.

The ACH<0..63> signals are tied to the 64 AI channels of the devices.

In single-ended mode, signals connected to ACH<0..63> are routed to the positive input of the PGIA. In differential mode, signals connected to ACH<0..7, 16..23, 32..39, 48..55> are routed to the positive input of the PGIA, and signals connected to ACH<8..15, 24..31, 40..47, 56..63> are routed to the negative input of the PGIA.



Caution Exceeding the differential and common-mode input ranges distorts the input signals. Exceeding the maximum input voltage rating can damage the PCI E Series device and the computer. NI is *not* liable for any damage resulting from such signal connections. The maximum input voltage ratings are listed in the *Protection* column of the I/O signal summary tables in this chapter.

In NRSE mode, the AISENSE signal is connected internally to the negative input of the PCI E Series device PGIA when their corresponding channels are selected. In DIFF and RSE modes, this signal is left unconnected.

AIGND is a common AI signal that is routed directly to the ground tie point on the PCI E Series devices. You can use this signal for a general analog ground tie point to the PCI E Series device if necessary.

Connection of AI signals to the PCI E Series device depends on the configuration of the AI channels you are using and the type of input signal source. With the different configurations, you can use the PGIA in different ways. Figure 4-3 shows a diagram of the PCI E Series device PGIA.




Figure 4-3. PCI E Series PGIA

The PGIA applies gain and common-mode voltage rejection and presents high input impedance to the AI signals connected to the PCI E Series device. Signals are routed to the positive and negative inputs of the PGIA through input multiplexers on the device. The PGIA converts two input signals to a signal that is the difference between the two input signals multiplied by the gain setting of the amplifier. The amplifier output voltage is referenced to the ground for the device. The PCI E Series device A/D converter (ADC) measures this output voltage when it performs A/D conversions.

You must reference all signals to ground either at the source device or at the device. If you have a floating source, you should reference the signal to ground by using the RSE input mode or the DIFF input configuration with bias resistors. Refer to the [Differential Connections for Nonreferenced or Floating Signal Sources](#) section for more information. If you have a grounded source, you should not reference the signal to AIGND. You can avoid this reference by using DIFF or NRSE input configurations.

Types of Signal Sources

When configuring the input channels and making signal connections, you must first determine whether the signal sources are floating or ground-referenced. The following sections describe these two types of signals.

Floating Signal Sources

A floating signal source is not connected in any way to the building ground system but, rather, has an isolated ground-reference point. Some examples of floating signal sources are outputs of transformers, thermocouples, battery-powered devices, optical isolator outputs, and isolation amplifiers. An instrument or device that has an isolated output is a floating signal source. You must tie the ground reference of a floating signal to the PCI E Series device AI ground to establish a local or onboard reference for the signal. Otherwise, the measured input signal varies as the source floats out of the common-mode input range.

Ground-Referenced Signal Sources

A ground-referenced signal source is connected in some way to the building system ground and is, therefore, already connected to a common ground point with respect to the PCI E Series device, assuming that the computer is plugged into the same power system. Nonisolated outputs of instruments and devices that plug into the building power system fall into this category.

The difference in ground potential between two instruments connected to the same building power system is typically between 1 and 100 mV but can be much higher if power distribution circuits are not properly connected. If a grounded signal source is improperly measured, this difference may appear as an error in the measurement. The connection instructions for grounded signal sources are designed to eliminate this ground potential difference from the measured signal.

Input Configurations

You can configure the PCI E Series device for one of three input modes—NRSE, RSE, or DIFF. The following sections discuss the use of single-ended and differential measurements and considerations for measuring both floating and ground-referenced signal sources.

Figure 4-4 summarizes the recommended input configuration for both types of signal sources.

Input	Signal Source Type	
	Floating Signal Source (Not Connected to Building Ground)	Grounded Signal Source
	Examples <ul style="list-style-type: none"> • Ungrounded Thermocouples • Signal Conditioning with Isolated Outputs • Battery Devices 	Examples <ul style="list-style-type: none"> • Plug-in Instruments with Nonisolated Outputs
Differential (DIFF)	<p>See text for information on bias resistors.</p>	
Single-Ended — Ground Referenced (RSE)		<p>NOT RECOMMENDED</p> <p>Ground-loop losses, V_g, are added to measured signal.</p>
Single-Ended — Nonreferenced (NRSE)	<p>See text for information on bias resistors.</p>	

Figure 4-4. Summary of Analog Input Connections

Differential Connection Considerations (DIFF Input Configuration)

A differential connection is one in which the PCI E Series device AI signal has its own reference signal or signal return path. These connections are available when the selected channel is configured in DIFF input mode. The input signal is tied to the positive input of the PGIA, and its reference signal, or return, is tied to the negative input of the PGIA.

In DIFF input mode, the AI channels are paired with ACH<*i*> as the signal input and ACH<*i*+8> as the signal reference. For example, ACH0 is paired with ACH8, ACH1 is paired with ACH9, and so on. Therefore, with a differential configuration for every channel, up to eight AI channels are available (up to 32 channels on the NI PCI-6031E, NI PCI-6033E, and NI PCI-6071E).

You should use differential input connections for any channel that meets any of the following conditions:

- The input signal is low level (less than 1 V).
- The leads connecting the signal to the PCI-MIO E Series device are greater than 3 m (10 ft).
- The input signal requires a separate ground-reference point or return signal.
- The signal leads travel through noisy environments.

Differential signal connections reduce picked up noise and increase common-mode noise rejection. Differential signal connections also allow input signals to float within the common-mode limits of the PGIA.

Differential Connections for Ground-Referenced Signal Sources

Figure 4-5 shows how to connect a ground-referenced signal source to a channel on the PCI E Series device configured in DIFF input mode.




Figure 4-5. Differential Input Connections for Ground-Referenced Signals

With this type of connection, the PGIA rejects both the common-mode noise in the signal and the ground potential difference between the signal source and the PCI E Series device ground, shown as V_{cm} in Figure 4-5.

Differential Connections for Nonreferenced or Floating Signal Sources

Figure 4-6 shows how to connect a floating signal source to a channel on the PCI E Series device configured in DIFF input mode.




Figure 4-6. Differential Input Connections for Nonreferenced Signals

Figure 4-6 shows two bias resistors connected in parallel with the signal leads of a floating signal source. If you do not use the resistors and the source is truly floating, the source is not likely to remain within the common-mode signal range of the PGIA, and the PGIA saturates, causing erroneous readings. You must reference the source to AIGND. The easiest way is simply to connect the positive side of the signal to the positive input

of the PGIA and connect the negative side of the signal to AIGND, as well as to the negative input of the PGIA, without any resistors at all. This connection works well for DC-coupled sources with low source impedance (less than 100 Ω).

However, for larger source impedances, this connection leaves the differential signal path significantly out of balance. Noise that couples electrostatically onto the positive line does not couple onto the negative line because it is connected to ground. Hence, this noise appears as a differential-mode signal instead of a common-mode signal, and the PGIA does not reject it. In this case, instead of directly connecting the negative line to AIGND, connect it to AIGND through a resistor that is about 100 times the equivalent source impedance. The resistor puts the signal path nearly in balance, so that about the same amount of noise couples onto both connections, yielding better rejection of electrostatically coupled noise. Also, this configuration does not load down the source (other than the very high input impedance of the PGIA).

You can fully balance the signal path by connecting another resistor of the same value between the positive input and AIGND, as shown in Figure 4-6. This fully-balanced configuration offers slightly better noise rejection but has the disadvantage of loading the source down with the series combination (sum) of the two resistors. If, for example, the source impedance is 2 k Ω and each of the two resistors is 100 k Ω , the resistors load down the source with 200 k Ω and produce a -1% gain error.

Both inputs of the PGIA require a DC path to ground for the PGIA to work. If the source is AC coupled (capacitively coupled), the PGIA needs a resistor between the positive input and AIGND. If the source has low impedance, choose a resistor that is large enough not to significantly load the source but small enough not to produce significant input offset voltage as a result of input bias current (typically 100 k Ω to 1 M Ω). In this case, you can tie the negative input directly to AIGND. If the source has high output impedance, you should balance the signal path as previously described using the same value resistor on both the positive and negative inputs; you should be aware that there is some gain error from loading down the source.

Single-Ended Connection Considerations

A single-ended connection is one in which the PCI E Series device AI signal is referenced to a ground that can be shared with other input signals. The input signal is tied to the positive input of the PGIA, and the ground is tied to the negative input of the PGIA.

When every channel is configured for single-ended input, up to 16 AI channels are available (up to 64 on the NI PCI-6031E, NI PCI-6033E, and NI PCI-6071E).

You can use single-ended input connections for any input signal that meets the following conditions:

- The input signal is high level (greater than 1 V).
- The leads connecting the signal to the PCI E Series device are less than 3 m (10 ft).
- The input signal can share a common reference point with other signals.

DIFF input connections are recommended for greater signal integrity for any input signal that does not meet the preceding conditions.

You can software-configure the PCI E Series device channels for two different types of single-ended connections—RSE configuration and NRSE configuration. The RSE configuration is used for floating signal sources; in this case, the PCI E Series device provides the reference ground point for the external signal. The NRSE input configuration is used for ground-referenced signal sources; in this case, the external signal supplies its own reference ground point and the PCI E Series device should not supply one.

In single-ended configurations, more electrostatic and magnetic noise couples into the signal connections than in differential configurations. The coupling is the result of differences in the signal path. Magnetic coupling is proportional to the area between the two signal conductors. Electrical coupling is a function of how much the electric field differs between the two conductors.

Single-Ended Connections for Floating Signal Sources (RSE Configuration)

Figure 4-7 shows how to connect a floating signal source to a channel on the PCI E Series device configured for RSE mode.




Figure 4-7. Single-Ended Input Connections for Nonreferenced or Floating Signals

Single-Ended Connections for Grounded Signal Sources (NRSE Configuration)

To measure a grounded signal source with a single-ended configuration, you must configure the PCI E Series device in the NRSE input configuration. The signal is then connected to the positive input of the PCI E Series PGIA, and the signal local ground reference is connected to the negative input of the PGIA. The ground point of the signal should, therefore, be connected to the AISENSE pin. Any potential difference between the PCI E Series ground and the signal ground appears as a common-mode signal at both the positive and negative inputs of the PGIA, and this difference is rejected by the amplifier. If the input circuitry of a PCI E Series device were referenced to ground, in this situation as in the RSE input configuration, this difference in ground potentials would appear as an error in the measured voltage.

Figure 4-8 shows how to connect a grounded signal source to a channel on the PCI E Series device configured for NRSE mode.




Figure 4-8. Single-Ended Input Connections for Ground-Referenced Signals

Common-Mode Signal Rejection Considerations

Figures 4-5 and 4-8 show connections for signal sources that are already referenced to some ground point with respect to the PCI E Series device. In these cases, the PGIA can reject any voltage caused by ground potential differences between the signal source and the device. In addition, with differential input connections, the PGIA can reject common-mode noise pickup in the leads connecting the signal sources to the device. The PGIA can reject common-mode signals as long as V_{in+} and V_{in-} (input signals) are both within ± 11 V of AIGND.



Note The PCI-MIO-16XE-50 has the additional restriction that $(V_{in+}) + (V_{in-})$ added to the gain times $(V_{in+}) - (V_{in-})$ must be within ± 26 V of AIGND. At gains of 10 and 100, this is roughly equivalent to restricting the two input voltages to within ± 8 V of AIGND.

Analog Output Signal Connections

The AO signals are DAC0OUT, DAC1OUT, EXTREF, and AOGND.



Note DAC0OUT and DAC1OUT are not available on the NI PCI-6032E and NI PCI-6033E. EXTREF is not available on the PCI-MIO-16XE-10, PCI-MIO-16XE-50, NI PCI-6031E, NI PCI-6032E, or the NI PCI-6033E.

DAC0OUT is the voltage output signal for AO channel 0. DAC1OUT is the voltage output signal for AO channel 1.

EXTREF is the external reference input for both AO channels. You must configure each AO channel individually for external reference selection in order for the signal applied at the external reference input to be used by that channel. If you do not specify an external reference, the channel uses the internal reference. AO configuration options are described in the [Analog Output](#) section of Chapter 3, [Hardware Overview](#).

AOGND is the ground reference signal for both AO channels and the external reference signal.

Figure 4-9 shows how to make AO connections and the external reference input connection to the PCI E Series device.




Figure 4-9. AO Connections

The external reference signal can be either a DC or an AC signal. The device multiplies this reference signal by the DAC code (divided by the full-scale DAC code) to generate the output voltage.

Digital I/O Signal Connections

The DIO signals are DIO<0..7> and DGND. DIO<0..7> are the signals making up the DIO port, and DGND is the ground reference signal for the DIO port. You can program all lines individually to be inputs or outputs.



Caution Exceeding the maximum input voltage ratings, which are listed in the I/O signal summary tables in this chapter, can damage the PCI E Series device and the computer. NI is *not* liable for any damage resulting from such signal connections.

Figure 4-10 shows signal connections for three typical DIO applications.




Figure 4-10. DIO Connections

Figure 4-10 shows DIO<0..3> configured for digital input and DIO<4..7> configured for digital output. Digital input applications include receiving TTL signals and sensing external device states such as the state of the switch shown in the figure. Digital output applications include sending TTL signals and driving external devices such as the LED shown in Figure 4-10.

Power Connections

Two pins on the I/O connector supply +5 V from the computer power supply using a self-resetting fuse. The fuse resets automatically within a few seconds after the overcurrent condition is removed. These pins are referenced to DGND and can be used to power external digital circuitry.



Caution Under no circumstances should you connect these +5 V power pins directly to analog or digital ground or to any other voltage source on the PCI E Series device or any other device. Doing so can damage the PCI E Series device and the computer. NI is *not* liable for damage resulting from such a connection.

Timing Connections



Caution Exceeding the maximum input voltage ratings, which are listed in I/O signal summary tables in this chapter, can damage the PCI E Series device and the computer. NI is *not* liable for any damage resulting from such signal connections.

All external control over the timing of the PCI E Series device is routed through the 10 programmable function inputs labeled PFI0 through PFI9. These signals are explained in detail in the [Programmable Function Input Connections](#) section. These PFIs are bidirectional; as outputs they are not programmable and reflect the state of many DAQ, waveform generation, and general-purpose timing signals. There are five other dedicated outputs for the remainder of the timing signals. As inputs, the PFI signals are programmable and can control any DAQ, waveform generation, and general-purpose timing signals.

The DAQ signals are explained in the [DAQ Timing Connections](#) section. The waveform generation signals are explained in the [Waveform Generation Timing Connections](#) section. The general-purpose timing signals are explained in the [General-Purpose Timing Signal Connections](#) section.

All digital timing connections are referenced to DGND. This reference is demonstrated in Figure 4-11, which shows how to connect an external TRIG1 source and an external CONVERT* source to two PCI E Series device PFI pins.




Figure 4-11. TIO Connections

Programmable Function Input Connections

There are a total of 13 internal timing signals that you can externally control from the PFI pins. The source for each of these signals is software selectable from any of the PFIs when you want external control. This flexible routing scheme reduces the need to change the physical wiring to the device I/O connector for different applications requiring alternative wiring.

You can individually enable each of the PFI pins to output a specific internal timing signal. For example, if you need the CONVERT* signal as an output on the I/O connector, software can turn on the output driver for the PFI2/CONVERT* pin. Be careful not to drive a PFI signal externally when it is configured as an output.

As an input, each PFI can be configured for edge or level detection and for polarity selection, as well. You can use the polarity selection for any of the 13 timing signals, but the edge or level detection depends on the particular timing signal being controlled. The detection requirements for each timing signal are listed within the section that discusses that individual signal.

In edge-detection mode, the minimum pulse width required is 10 ns. This applies for both rising-edge and falling-edge polarity settings. There is no maximum pulse-width requirement in edge-detect mode.

In level-detection mode, there are no minimum or maximum pulse-width requirements imposed by the PFIs themselves, but there may be limits imposed by the particular timing signal being controlled. These requirements are listed later in this chapter.

DAQ Timing Connections

The DAQ timing signals are TRIG1, TRIG2, STARTSCAN, CONVERT*, AIGATE, SISOURCE, SCANCLK, and EXTSTROBE*.

Posttriggered data acquisition allows you to view only data that is acquired after a trigger event is received. A typical posttriggered DAQ sequence is shown in Figure 4-12. Pretriggered data acquisition allows you to view data that is acquired before the trigger of interest in addition to data acquired after the trigger. Figure 4-13 shows a typical pretriggered DAQ sequence. Each signal shown in these figures is described later in this chapter.




Figure 4-12. Typical Posttriggered Acquisition




Figure 4-13. Typical Pretriggered Acquisition

TRIG1 Signal

Any PFI pin can externally input the TRIG1 signal, which is available as an output on the PFI0/TRIG1 pin.

Refer to Figures 4-12 and 4-13 for the relationship of TRIG1 to the DAQ sequence.

As an input, the TRIG1 signal is configured in the edge-detection mode. You can select any PFI pin as the source for TRIG1 and configure the polarity selection for either rising or falling edge. The selected edge of the TRIG1 signal starts the DAQ sequence for both posttriggered and pretriggered acquisitions. The PCI-MIO-16E-1, PCI-MIO-16E-4, PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, NI PCI-6033E, and NI PCI-6071E support analog triggering on the PFI0/TRIG1 pin. Refer to Chapter 3, [Hardware Overview](#), for more information on analog triggering.

As an output, the TRIG1 signal reflects the action that initiates a DAQ sequence, even if the acquisition is being externally triggered by another PFI. The output is an active high pulse with a pulse width of 50 to 100 ns. This output is set to high-impedance at startup.

Figures 4-14 and 4-15 show the input and output timing requirements for the TRIG1 signal.




Figure 4-14. TRIG1 Input Signal Timing




Figure 4-15. TRIG1 Output Signal Timing

The device also uses the TRIG1 signal to initiate pretriggered DAQ operations. In most pretriggered applications, the TRIG1 signal is generated by a software trigger. Refer to the TRIG2 signal description for a complete description of the use of TRIG1 and TRIG2 in a pretriggered DAQ operation.

TRIG2 Signal

Any PFI pin can externally input the TRIG2 signal, which is available as an output on the PFI1/TRIG2 pin. Refer to Figure 4-13 for the relationship of TRIG2 to the DAQ sequence.

As an input, the TRIG2 signal is configured in the edge-detection mode. You can select any PFI pin as the source for TRIG2 and configure the polarity selection for either rising or falling edge. The selected edge of the TRIG2 signal initiates the posttriggered phase of a pretriggered acquisition sequence. In pretriggered mode, the TRIG1 signal initiates the data acquisition. The scan counter indicates the minimum number of scans before TRIG2 can be recognized. After the scan counter decrements to zero, it is loaded with the number of posttrigger scans to acquire while the

acquisition continues. The device ignores the TRIG2 signal if it is asserted prior to the scan counter decrementing to zero. After the selected edge of TRIG2 is received, the device acquires a fixed number of scans and the acquisition stops. This mode acquires data both before and after receiving TRIG2.

As an output, the TRIG2 signal reflects the posttrigger in a pretriggered acquisition sequence, even if the acquisition is being externally triggered by another PFI. The TRIG2 signal is not used in posttriggered data acquisition. The output is an active high pulse with a pulse width of 50 to 100 ns. This output is set to high-impedance at startup.

Figures 4-16 and 4-17 show the input and output timing requirements for the TRIG2 signal.




Figure 4-16. TRIG2 Input Signal Timing




Figure 4-17. TRIG2 Output Signal Timing

STARTSCAN Signal

Any PFI pin can externally input the STARTSCAN signal, which is available as an output on the PFI7/STARTSCAN pin. Refer to Figures 4-12 and 4-13 for the relationship of STARTSCAN to the DAQ sequence.

As an input, the STARTSCAN signal is configured in the edge-detection mode. You can select any PFI pin as the source for STARTSCAN and configure the polarity selection for either rising or falling edge. The selected edge of the STARTSCAN signal initiates a scan. The sample interval counter starts if you select internally triggered CONVERT*.

As an output, the STARTSCAN signal reflects the actual start pulse that initiates a scan, even if the starts are being externally triggered by another PFI. You have two output options. The first is an active high pulse with a pulse width of 50 to 100 ns, which indicates the start of the scan. The second action is an active high pulse that terminates at the start of the last conversion in the scan, which indicates a scan in progress. STARTSCAN is deasserted t_{off} after the last conversion in the scan is initiated. This output is set to high-impedance at startup.

Figures 4-18 and 4-19 show the input and output timing requirements for the STARTSCAN signal.




Figure 4-18. STARTSCAN Input Signal Timing




Figure 4-19. STARTSCAN Output Signal Timing

The CONVERT* pulses are masked off until the device generates the STARTSCAN signal. If you are using internally generated conversions, the first CONVERT* appears when the onboard sample interval counter reaches zero. If you select an external CONVERT*, the first external pulse after STARTSCAN generates a conversion. The STARTSCAN pulses should be separated by at least one scan period.

A counter on the PCI E Series device internally generates the STARTSCAN signal unless you select some external source. This counter is started by the TRIG1 signal and is stopped either by software or by the sample counter.

Scans generated by either an internal or external STARTSCAN signal are inhibited unless they occur within a DAQ sequence. Scans occurring within a DAQ sequence may be gated by either the hardware (AIGATE) signal or software command register gate.

CONVERT* Signal

Any PFI pin can externally input the CONVERT* signal, which is available as an output on the PFI2/CONVERT* pin.

Refer to Figures 4-12 and 4-13 for the relationship of STARTSCAN to the DAQ sequence.

As an input, the CONVERT* signal is configured in the edge-detection mode. You can select any PFI pin as the source for CONVERT* and configure the polarity selection for either rising or falling edge. The selected edge of the CONVERT* signal initiates an A/D conversion.

As an output, the CONVERT* signal reflects the actual convert pulse that is connected to the ADC, even if the conversions are being externally generated by another PFI. The output is an active low pulse with a pulse width of 50 to 100 ns. This output is set to high-impedance at startup.

Figures 4-20 and 4-21 show the input and output timing requirements for the CONVERT* signal.




Figure 4-20. CONVERT* Input Signal Timing




Figure 4-21. CONVERT* Output Signal Timing

The ADC switches to hold mode within 60 ns of the selected edge. This hold-mode delay time is a function of temperature and does not vary from one conversion to the next. Separate the CONVERT* pulses by at least one conversion period.

The sample interval counter on the PCI E Series device normally generates the CONVERT* signal unless you select some external source. The counter is started by the STARTSCAN signal and continues to count down and reload itself until the scan is finished. It then reloads itself in preparation for the next STARTSCAN pulse.

A/D conversions generated by either an internal or external CONVERT* signal are inhibited unless they occur within a DAQ sequence. Scans occurring within a DAQ sequence may be gated by either the hardware (AIGATE) signal or software command register gate.

AIGATE Signal

Any PFI pin can externally input the AIGATE signal, which is not available as an output on the I/O connector. The AIGATE signal can mask off scans in a DAQ sequence. You can configure the PFI pin you select as the source for the AIGATE signal in level-detection. You can configure the polarity selection for the PFI pin for either active high or active low.

In the level-detection mode, if AIGATE is active, the STARTSCAN signal is masked off and no scans can occur.

The AIGATE signal can neither stop a scan in progress nor continue a previously gated-off scan. In other words, once a scan has started, AIGATE does not gate off conversions until the beginning of the next scan; conversely, if conversions are being gated off, AIGATE does not gate them back on until the beginning of the next scan.

SISOURCE Signal

Any PFI pin can externally input the SISOURCE signal, which is not available as an output on the I/O connector. The onboard scan interval counter uses the SISOURCE signal as a clock to time the generation of the STARTSCAN signal. You must configure the PFI pin you select as the source for the SISOURCE signal in the level-detection mode. You can configure the polarity selection for the PFI pin for either active high or active low.

The maximum allowed frequency is 20 MHz, with a minimum pulse width of 23 ns high or low. There is no minimum frequency limitation.

Either the 20 MHz or 100 kHz internal timebase generates the SISOURCE signal unless you select some external source. Figure 4-22 shows the timing requirements for the SISOURCE signal.




Figure 4-22. SISOURCE Signal Timing

SCANCLK Signal

SCANCLK is an output-only signal that generates a pulse with the leading edge occurring approximately 50 to 100 ns after an A/D conversion begins. The polarity of this output is software selectable but is typically configured so that a low-to-high leading edge can clock external AI multiplexers indicating when the input signal has been sampled and can be removed. This signal has a 400 to 500 ns pulse width and is software enabled. Figure 4-23 shows the timing for the SCANCLK signal.



Note When using NI-DAQ, SCANCLK polarity is low-to-high and cannot be changed programmatically.




Figure 4-23. SCANCLK Signal Timing

EXTSTROBE* Signal

EXTSTROBE* is an output-only signal that generates either a single pulse or a sequence of eight pulses in the hardware-strobe mode. An external device can use this signal to latch signals or to trigger events. In the single-pulse mode, software controls the level of the EXTSTROBE* signal. A 10 μs and a 1.2 μs clock are available for generating a sequence of eight pulses in the hardware-strobe mode. Figure 4-24 shows the timing for the hardware-strobe mode EXTSTROBE* signal.



Note EXTSTROBE* cannot be enabled through NI-DAQ.




Figure 4-24. EXTSTROBE* Signal Timing

Waveform Generation Timing Connections

The analog group defined for the PCI E Series device is controlled by WFTRIG, UPDATE*, and UISOURCE.

WFTRIG Signal

Any PFI pin can externally input the WFTRIG signal, which is available as an output on the PFI6/WFTRIG pin.

As an input, the WFTRIG signal is configured in the edge-detection mode. You can select any PFI pin as the source for WFTRIG and configure the polarity selection for either rising or falling edge. The selected edge of the WFTRIG signal starts the waveform generation for the DACs. The update interval (UI) counter is started if you select internally generated UPDATE*.

As an output, the WFTRIG signal reflects the trigger that initiates waveform generation, even if the waveform generation is being externally triggered by another PFI. The output is an active high pulse with a pulse width of 50 to 100 ns. This output is set to high-impedance at startup.

Figures 4-25 and 4-26 show the input and output timing requirements for the WFTRIG signal.




Figure 4-25. WFTRIG Input Signal Timing




Figure 4-26. WFTRIG Output Signal Timing

UPDATE* Signal

Any PFI pin can externally input the UPDATE* signal, which is available as an output on the PFI5/UPDATE* pin.

As an input, the UPDATE* signal is configured in the edge-detection mode. You can select any PFI pin as the source for UPDATE* and configure the polarity selection for either rising or falling edge. The selected edge of the UPDATE* signal updates the outputs of the DACs. To use UPDATE*, you must set the DACs to posted-update mode.

As an output, the UPDATE* signal reflects the actual update pulse that is connected to the DACs, even if the updates are being externally generated by another PFI. The output is an active low pulse with a pulse width of 300 to 350 ns. This output is set to high-impedance at startup.

Figures 4-27 and 4-28 show the input and output timing requirements for the UPDATE* signal.




Figure 4-27. UPDATE* Input Signal Timing




Figure 4-28. UPDATE* Output Signal Timing

The DACs are updated within 100 ns of the leading edge. Separate the UPDATE* pulses with enough time that new data can be written to the DAC latches.

The PCI E Series device UI counter normally generates the UPDATE* signal unless you select some external source. The UI counter is started by the WFTRIG signal and can be stopped by software or the internal Buffer Counter.

D/A conversions generated by either an internal or external UPDATE* signal do not occur when gated by the software command register gate.

UISOURCE Signal

Any PFI pin can externally input the UISOURCE signal, which is not available as an output on the I/O connector. The UI counter uses the UISOURCE signal as a clock to time the generation of the UPDATE* signal. You must configure the PFI pin you select as the source for the UISOURCE signal in the level-detection mode. You can configure the

polarity selection for the PFI pin for either active high or active low. Figure 4-29 shows the timing requirements for the UISOURCE signal.




Figure 4-29. UISOURCE Signal Timing

The maximum allowed frequency is 20 MHz, with a minimum pulse width of 23 ns high or low. There is no minimum frequency limitation.

Either the 20 MHz or 100 kHz internal timebase normally generates the UISOURCE signal unless you select some external source.

General-Purpose Timing Signal Connections

The general-purpose timing signals are GPCTR0_SOURCE, GPCTR0_GATE, GPCTR0_OUT, GPCTR0_UP_DOWN, GPCTR1_SOURCE, GPCTR1_GATE, GPCTR1_OUT, GPCTR1_UP_DOWN, and FREQ_OUT.

GPCTR0_SOURCE Signal

Any PFI pin can externally input the GPCTR0_SOURCE signal, which is available as an output on the PFI8/GPCTR0_SOURCE pin.

As an input, the GPCTR0_SOURCE signal is configured in the edge-detection mode. You can select any PFI pin as the source for GPCTR0_SOURCE and configure the polarity selection for either rising or falling edge.

As an output, the GPCTR0_SOURCE signal reflects the actual clock connected to general-purpose counter 0, even if another PFI is externally inputting the source clock. This output is set to high-impedance at startup.

Figure 4-30 shows the timing requirements for the GPCTR0_SOURCE signal.




Figure 4-30. GPCTR0_SOURCE Signal Timing

The maximum allowed frequency is 20 MHz, with a minimum pulse width of 23 ns high or low. There is no minimum frequency limitation.

The 20 MHz or 100 kHz timebase normally generates the GPCTR0_SOURCE signal unless you select some external source.

GPCTR0_GATE Signal

Any PFI pin can externally input the GPCTR0_GATE signal, which is available as an output on the PFI9/GPCTR0_GATE pin.

As an input, the GPCTR0_GATE signal is configured in the edge-detection mode. You can select any PFI pin as the source for GPCTR0_GATE and configure the polarity selection for either rising or falling edge. You can use the gate signal in a variety of different applications to perform actions such as starting and stopping the counter, generating interrupts, saving the counter contents, and so on.

As an output, the GPCTR0_GATE signal reflects the actual gate signal connected to general-purpose counter 0, even if the gate is being externally generated by another PFI. This output is set to high-impedance at startup.

Figure 4-31 shows the timing requirements for the GPCTR0_GATE signal.




Figure 4-31. GPCTR0_GATE Signal Timing in Edge-Detection Mode

GPCTR0_OUT Signal

This signal is available only as an output on the GPCTR0_OUT pin. The GPCTR0_OUT signal reflects the terminal count (TC) of general-purpose counter 0. You have two software-selectable output options—pulse on TC and toggle output polarity on TC. The output polarity is software selectable for both options. This output is set to high-impedance at startup.

Figure 4-32 shows the timing of the GPCTR0_OUT signal.




Figure 4-32. GPCTR0_OUT Signal Timing

GPCTR0_UP_DOWN Signal

This signal can be externally input on the DIO6 pin and is not available as an output on the I/O connector. The general-purpose counter 0 counts down when this pin is at a logic low and counts up when it is at a logic high. You can disable this input so that software can control the up-down functionality and leave the DIO6 pin free for general use.

GPCTR1_SOURCE Signal

Any PFI pin can externally input the GPCTR1_SOURCE signal, which is available as an output on the PFI3/GPCTR1_SOURCE pin.

As an input, the GPCTR1_SOURCE signal is configured in the edge-detection mode. You can select any PFI pin as the source for GPCTR1_SOURCE and configure the polarity selection for either rising or falling edge.

As an output, the GPCTR1_SOURCE monitors the actual clock connected to general-purpose counter 1, even if the source clock is being externally generated by another PFI. This output is set to high-impedance at startup.

Figure 4-33 shows the timing requirements for the GPCTR1_SOURCE signal.




Figure 4-33. GPCTR1_SOURCE Signal Timing

The maximum allowed frequency is 20 MHz, with a minimum pulse width of 23 ns high or low. There is no minimum frequency limitation.

The 20 MHz or 100 kHz timebase normally generates the GPCTR1_SOURCE unless you select some external source.

GPCTR1_GATE Signal

Any PFI pin can externally input the GPCTR1_GATE signal, which is available as an output on the PFI4/GPCTR1_GATE pin.

As an input, the GPCTR1_GATE signal is configured in edge-detection mode. You can select any PFI pin as the source for GPCTR1_GATE and configure the polarity selection for either rising or falling edge. You can use the gate signal in a variety of different applications to perform such actions as starting and stopping the counter, generating interrupts, saving the counter contents, and so on.

As an output, the GPCTR1_GATE signal monitors the actual gate signal connected to general-purpose counter 1, even if the gate is being externally generated by another PFI. This output is set to high-impedance at startup.

Figure 4-34 shows the timing requirements for the GPCTR1_GATE signal.




Figure 4-34. GPCTR1_GATE Signal Timing in Edge-Detection Mode

GPCTR1_OUT Signal

This signal is available only as an output on the GPCTR1_OUT pin. The GPCTR1_OUT signal monitors the TC device general-purpose counter 1. You have two software-selectable output options—pulse on TC and toggle output polarity on TC. The output polarity is software selectable for both options. This output is set to high-impedance at startup.

Figure 4-35 shows the timing requirements for the GPCTR1_OUT signal.




Figure 4-35. GPCTR1_OUT Signal Timing

GPCTR1_UP_DOWN Signal

This signal can be externally input on the DIO7 pin and is not available as an output on the I/O connector. General-purpose counter 1 counts down when this pin is at a logic low and counts up at a logic high. This input can be disabled so that software can control the up-down functionality and

leave the DIO7 pin free for general use. Figure 4-36 shows the timing requirements for the GATE and SOURCE input signals and the timing specifications for the OUT output signals of the PCI E Series device.




Figure 4-36. GPCTR Timing Summary

The GATE and OUT signal transitions shown in Figure 4-36 are referenced to the rising edge of the SOURCE signal. This timing diagram assumes that the counters are programmed to count rising edges. The same timing diagram, but with the source signal inverted and referenced to the falling edge of the source signal, would apply when the counter is programmed to count falling edges.

The GATE input timing parameters are referenced to the signal at the SOURCE input or to one of the internally generated signals on the PCI E Series device. Figure 4-36 shows the GATE signal referenced to the rising edge of a source signal. The gate must be valid (either high or low) for at least 10 ns before the rising or falling edge of a source signal for the gate to take effect at that source edge, as shown by t_{gsu} and t_{gh} in Figure 4-36. The gate signal is not required to be held after the active edge of the source signal.

If you use an internal timebase clock, the gate signal cannot be synchronized with the clock. In this case, gates applied close to a source edge take effect either on that source edge or on the next one.

This arrangement results in an uncertainty of one source clock period with respect to unsynchronized gating sources.

The OUT output timing parameters are referenced to the signal at the SOURCE input or to one of the internally generated clock signals on the PCI E Series devices. Figure 4-36 shows the OUT signal referenced to the rising edge of a source signal. Any OUT signal state changes occur within 80 ns after the rising or falling edge of the source signal.

FREQ_OUT Signal

This signal is available only as an output on the FREQ_OUT pin. The PCI E Series device frequency generator outputs the FREQ_OUT pin. The frequency generator is a 4-bit counter that can divide its input clock by the numbers 1 through 16. The input clock of the frequency generator is software-selectable from the internal 10 MHz and 100 kHz timebases. The output polarity is software selectable. This output is set to high-impedance at startup.

Field Wiring Considerations

Environmental noise can seriously affect the accuracy of measurements made with the PCI E Series device if you do not take proper care when running signal wires between signal sources and the device. The following recommendations apply mainly to AI signal routing to the device, although they also apply to signal routing in general.

Minimize noise pickup and maximize measurement accuracy by taking the following precautions:

- Use differential AI connections to reject common-mode noise.
- Use individually shielded, twisted-pair wires to connect AI signals to the device. With this type of wire, the signals attached to the CH+ and CH- inputs are twisted together and then covered with a shield. You then connect this shield only at one point to the signal source ground. This kind of connection is required for signals traveling through areas with large magnetic fields or high electromagnetic interference.
- Route signals to the device carefully. Keep cabling away from noise sources. The most common noise source in a PCI DAQ system is the video monitor. Separate the monitor from the analog signals as much as possible.

The following recommendations apply for all signal connections to the PCI E Series device:

- Separate PCI E Series device signal lines from high-current or high-voltage lines. These lines can induce currents in or voltages on the PCI E Series device signal lines if they run in parallel paths at a close distance. To reduce the magnetic coupling between lines, separate them by a reasonable distance if they run in parallel, or run the lines at right angles to each other.
- Do not run signal lines through conduits that also contain power lines.
- Protect signal lines from magnetic fields caused by electric motors, welding equipment, breakers, or transformers by running them through special metal conduits.

For more information, refer to the NI Developer Zone tutorial, *Field Wiring and Noise Consideration for Analog Signals*, at ni.com/zone.

Calibration

This chapter discusses the calibration procedures for the PCI E Series device. NI-DAQ includes calibration functions for performing all of the steps in the calibration process.

Calibration refers to the process of minimizing measurement and output voltage errors by making small circuit adjustments. On the PCI E Series devices, these adjustments take the form of writing values to onboard calibration DACs (CalDACs).

Some form of device calibration is required for all but the most forgiving applications. If you do not calibrate the device, the signals and measurements could have very large offset, gain, and linearity errors.

Three levels of calibration are available to you and described in this chapter. The first level is the fastest, easiest, and least accurate, whereas the last level is the slowest, most difficult, and most accurate.

Loading Calibration Constants

The PCI E Series device is factory calibrated before shipment at approximately 25 °C to the levels given in Appendix A, *Specifications*. The associated calibration constants—the values that were written to the CalDACs to achieve calibration in the factory—are stored in the onboard nonvolatile memory (EEPROM). Because the CalDACs have no memory capability, they do not retain calibration information when the device is unpowered. Loading calibration constants refers to the process of loading the CalDACs with the values stored in the EEPROM. NI-DAQ software determines when this is necessary and does it automatically. If you are not using NI-DAQ, you must load these values yourself.

In the EEPROM, there is a user-modifiable calibration area in addition to the permanent factory calibration area. This means that you can load the CalDACs with values either from the original factory calibration or from a calibration that you subsequently performed.

This method of calibration is not very accurate because it does not take into account the fact that the device measurement and output voltage errors can vary with time and temperature. It is better to self-calibrate when the device is installed in the environment in which it is used.

Self-Calibration

The PCI E Series device can measure and correct for almost all of its calibration-related errors without any external signal connections. The NI software provides a self-calibration method. This self-calibration process, which generally takes less than a minute, is the preferred method of assuring accuracy in your application. Initiate self-calibration to minimize the effects of any offset, gain, and linearity drifts, particularly those due to warmup.

Immediately after self-calibration, the only significant residual calibration error could be gain error due to time or temperature drift of the onboard voltage reference. This error is addressed by external calibration, which is discussed in the following section. If you are interested primarily in relative measurements, you can ignore a small amount of gain error, and self-calibration should be sufficient.

External Calibration

The PCI E Series device has an onboard calibration reference to ensure the accuracy of self-calibration. Its specifications are given in Appendix A, *Specifications*. The reference voltage is measured at the factory and stored in the EEPROM for subsequent self-calibrations. This voltage is stable enough for most applications, but if you are using the device at an extreme temperature or if the onboard reference has not been measured for a year or more, you may wish to externally calibrate the device.

An external calibration refers to calibrating the device with a known external reference rather than relying on the onboard reference. Redetermining the value of the onboard reference is part of this process and the results can be saved in the EEPROM, so you should not have to perform an external calibration very often. You can externally calibrate the device by calling the NI-DAQ calibration function.

To externally calibrate the device, be sure to use a very accurate external reference. The reference should be several times more accurate than the device itself. For example, to calibrate a 16-bit device, the external reference should be at least $\pm 0.001\%$ (± 10 ppm) accurate.

For a detailed calibration procedure for the PCI E Series devices, refer to the *E Series Calibration Procedure* by clicking **Manual Calibration Procedures** at ni.com/calibration.

Other Considerations

The CalDACs adjust the gain error of each AO channel by adjusting the value of the reference voltage supplied to that channel. This calibration mechanism is designed to work only with the internal 10 V reference. Thus, in general, it is not possible to calibrate the AO gain error when using an external reference. In this case, it is advisable to account for the nominal gain error of the AO channel either in software or with external hardware. Refer to Appendix A, *Specifications*, for AO gain error information.

Specifications

This appendix lists the specifications of each PCI E Series device. These specifications are typical at 25 °C unless otherwise noted.

PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E

Analog Input

Input Characteristics

Number of channels

PCI-MIO-16E-1, PCI-MIO-16E-4	16 single-ended or 8 differential (software-selectable per channel)
NI PCI-6071E	64 single-ended or 32 differential (software-selectable per channel)

Type of ADC..... Successive approximation

Resolution 12 bits, 1 in 4,096

Max sampling rate (single-channel)¹

PCI-MIO-16E-1, NI PCI-6071E.....	1.25 MS/s
PCI-MIO-16E-4	500 kS/s

¹ Refer to the settling time table in the *Dynamic Characteristics* section for multichannel rates.

Input signal ranges

Channel Gain (Software-Selectable)	Device Range (Software-Selectable)	
	Bipolar	Unipolar
0.5	±10 V	—
1	±5 V	0 to 10 V
2	±2.5 V	0 to 5 V
5	±1 V	0 to 2 V
10	±500 mV	0 to 1 V
20	±250 mV	0 to 500 mV
50	±100 mV	0 to 200 mV
100	±50 mV	0 to 100 mV

Input couplingDC

Max working voltage
(signal and common mode)Each input should remain within
±11 V of ground

Overvoltage protection±25 V powered on,
±15 V powered off

Inputs protected

PCI-MIO-16E-1,
PCI-MIO-16E-4.....ACH<0..15>, AISENSE
NI PCI-6071E.....ACH<0..63>, AISENSE,
AISENSE2

FIFO buffer size.....512 samples

Data transfersDMA, interrupts,
programmed I/O

DMA modesScatter-gather (single transfer,
demand transfer)

Configuration memory size512 words

Transfer Characteristics

Relative accuracy ± 0.5 LSB typ dithered,
 ± 1.5 LSB max undithered

DNL ± 0.5 LSB typ, ± 1 LSB max

No missing codes 12 bits, guaranteed

Offset error

State	PCI-MIO-16E-1, NI PCI-6071E	PCI-MIO-16E-4
Pregain error after calibration	$\pm 12 \mu\text{V}$ max	$\pm 16 \mu\text{V}$ max
Pregain error before calibration	± 2.5 mV max	± 4.0 mV max
Postgain error after calibration	± 0.5 mV max	± 0.8 mV max
Postgain error before calibration	± 100 mV max	± 200 mV max

Gain error (relative to calibration reference)

After calibration (gain = 1) $\pm 0.02\%$ of reading max
 Before calibration $\pm 2.5\%$ of reading max
 Gain $\neq 1$ with gain error
 adjusted to 0 at gain = 1 $\pm 0.02\%$ of reading max

Amplifier Characteristics

Input impedance

Normal powered on 100Ω in parallel with 100 pF
 Powered off 820Ω min
 Overload 820Ω min

Input bias current $\pm 200 \text{ pA}$

Input offset current $\pm 100 \text{ pA}$

CMRR, all input ranges, DC to 60 Hz

Gain	CMRR	
	PCI-MIO-16E-1, NI PCI-6071E	PCI-MIO-16E-4
0.5	95 dB	85 dB
1	100 dB	95 dB
≥2	106 dB	100 dB

Dynamic Characteristics

Bandwidth

Signal	Bandwidth	
	PCI-MIO-16E-1, NI PCI-6071E	PCI-MIO-16E-4
Small (−3 dB)	1.6 MHz	600 kHz
Large (1% THD)	1 MHz	350 kHz

Settling time to full-scale step

Device	Gain	Accuracy*		
		±0.012% (±0.5 LSB)	±0.024% (±1 LSB)	±0.098% (±4 LSB)
PCI-MIO-16E-1	0.5	2 μS typ, 3 μS max	1.5 μS typ, 2 μS max	1.5 μS typ, 2 μS max
	1	2 μS typ, 3 μS max	1.5 μS typ, 2 μS max	1.3 μS typ, 1.5 μS max
	2 to 50	2 μS typ, 3 μS max	1.5 μS typ, 2 μS max	0.9 μS typ, 1 μS max
	100	2 μS typ, 3 μS max	1.5 μS typ, 2 μS max	1 μS typ, 1.5 μS max
PCI-MIO-16E-4	All	4 μS typ, 8 μS max	4 μS max	4 μS max

Device	Gain	Accuracy*		
		$\pm 0.012\%$ (± 0.5 LSB)	$\pm 0.024\%$ (± 1 LSB)	$\pm 0.098\%$ (± 4 LSB)
NI PCI-6071E	0.5	3 μ S typ, 5 μ S max	1.9 μ S typ, 2.5 μ S max	1.9 μ S typ, 2 μ S max
	1	3 μ S typ, 5 μ S max	1.9 μ S typ, 2.5 μ S max	1.2 μ S typ, 1.4 μ S max
	2 to 50	3 μ S typ, 5 μ S max	1.9 μ S typ, 2.5 μ S max	1.2 μ S typ, 1.3 μ S max
	100	3 μ S typ, 5 μ S max	1.9 μ S typ, 2.5 μ S max	1.2 μ S typ, 1.4 μ S max

*Accuracy values valid for source impedances < 1 k Ω . Refer to the [Multichannel Scanning Considerations](#) section of Chapter 3, [Hardware Overview](#), for more information.

System noise (LSB_{rms}, not including quantization)

Device	Gain	Dither Off	Dither On
PCI-MIO-16E-1, NI PCI-6071E	0.5 to 10	0.25	0.5
	20	0.4	0.6
	50	0.5	0.7
	100	0.8	0.9
PCI-MIO-16E-4	0.5 to 5	0.15	0.5
	10 to 20	0.2	0.5
	50	0.35	0.6
	100	0.6	0.8

Crosstalk, DC to 100 kHz

Adjacent channels -75 dB
 All other channels -90 dB

Stability

Offset temperature coefficient

Pregain±5 μV/°C

Postgain±240 μV/°C

Gain temperature coefficient±20 ppm/°C

Analog Output

Output Characteristics

Number of channels2 voltage

Resolution12 bits, 1 in 4,096

Max update rate

Device	Waveform Generation			
	FIFO Mode		Non-FIFO Mode	
	Internally Timed	Externally Timed	1 Channel	2 Channels
NI PCI-6040E, NI PCI-607XE	1 MS/s	950 kS/s	800 kS/s, system dependent	400 kS/s, system dependent

Type of DACDouble-buffered, multiplying

FIFO buffer size

PCI-MIO-16E-1, NI PCI-6071E2,048 samples

PCI-MIO-16E-4512 samples

Data transfersDMA, interrupts, programmed I/O

DMA modesScatter gather (single transfer, demand transfer)

Transfer Characteristics

Relative accuracy (INL)

After calibration±0.3 LSB typ, ±0.5 LSB max

Before calibration±4 LSB max

DNL

After calibration ± 0.3 LSB typ, ± 1.0 LSB max
 Before calibration ± 3 LSB max

Monotonicity 12 bits, guaranteed after calibration

Offset error

After calibration ± 1.0 mV max
 Before calibration ± 200 mV max

Gain error (relative to internal reference)

After calibration $\pm 0.01\%$ of output max
 Before calibration $\pm 0.5\%$ of output max

Gain error (relative to

external reference)..... +0 to +0.67% of output max,
 not adjustable

Voltage Output

Ranges ± 10 V, 0 to 10 V, \pm EXTREF,
 0 to EXTREF
 (software-selectable)

Output coupling DC

Output impedance 0.1Ω max

Current drive ± 5 mA max

Protection Short-circuit to ground

Power-on state 0 V (± 200 mV)

External reference input

Range ± 11 V

Overvoltage protection ± 25 V powered on,
 ± 15 V powered off

Input impedance $10 \text{ k}\Omega$

Bandwidth (-3 dB) 1 MHz

Dynamic Characteristics

Settling time for full-scale step.....3 μ s to ± 0.5 LSB accuracy

Slew rate20 V/ μ s

Noise200 μ Vrms, DC to 1 MHz

Glitch energy (at midscale transition)

Magnitude

Reglitching disabled ± 20 mV

Reglitching enabled..... ± 4 mV

Duration.....1.5 μ s

Stability

Offset temperature coefficient ± 50 μ V/ $^{\circ}$ C

Gain temperature coefficient

Internal reference..... ± 25 ppm/ $^{\circ}$ C

External reference..... ± 25 ppm/ $^{\circ}$ C

Digital I/O

Number of channels8 input/output

CompatibilityTTL/CMOS

Digital logic levels

Level	Min	Max
Input low voltage	0.0 V	0.8 V
Input high voltage	2.0 V	5.0 V
Input low current ($V_{in} = 0$ V)	—	-320 μ A
Input high current ($V_{in} = 5$ V)	—	10 μ A
Output low voltage ($I_{OL} = 24$ mA)		0.4 V
Output high voltage ($I_{OH} = 13$ mA)	4.35 V	—

Power-on state..... Input (high-impedance)
 Data transfers Programmed I/O
 Max transfer rate 50 kwords/s, system-dependent
 Constant sustainable rate..... 1 to 10 kwords/s, typical

Timing I/O

Number of channels 2 up/down counter/timers,
 1 frequency scaler

Resolution

Counter/timers 24 bits
 Frequency scaler 4 bits

Compatibility TTL/CMOS

Base clocks available

Counter/timers 20 MHz, 100 kHz
 Frequency scaler 10 MHz, 100 kHz

Base clock accuracy $\pm 0.01\%$

Max source frequency 20 MHz

Min source pulse duration 10 ns, edge-detect mode

Min gate pulse duration 10 ns, edge-detect mode

Data transfers DMA, interrupts,
 programmed I/O

DMA modes Scatter gather

Triggers

Analog Trigger

Source

PCI-MIO-16E-1, PCI-MIO-16E-4.....	ACH<0..15>, external trigger (PFI0/TRIG1)
NI PCI-6071E.....	ACH<0..63>, external trigger (PFI0/TRIG1)

Level \pm full-scale, internal;
 ± 10 V, external

Slope Positive or negative
 (software selectable)

Resolution 8 bits, 1 in 256

Hysteresis..... Programmable

Bandwidth (–3 dB)

PCI-MIO-16E-1, NI PCI-6071E	2 MHz internal, 7 MHz external
PCI-MIO-16E-4.....	650 kHz internal, 3.0 MHz external

External input (PFI0/TRIG1)

Impedance.....	10 k Ω
Coupling	DC
Protection.....	–0.5 to $V_{CC} + 0.5$ V when configured as a digital signal, ± 35 V when configured as an analog trigger signal or disabled, ± 35 V powered off

Digital Trigger

Compatibility TTL

Response Rising or falling edge

Pulse width 10 ns min

RTSI

Trigger lines 7

Calibration

Recommended warm-up time 15 min

Calibration interval 1 year

External calibration reference >6 and <10 V

Onboard calibration reference

Level 5.000 V (± 3.5 mV) (over full operating temperature, actual value stored in EEPROM)

Temperature coefficient ± 5 ppm/ $^{\circ}$ C max

Long-term stability ± 15 ppm/ $\sqrt{1,000}$ h

Bus Interface

Type Master, slave

Power Requirement

+5 VDC ($\pm 5\%$)

PCI-MIO-16E-1, NI PCI-6071E 1.1 A

PCI-MIO-16E-4 1.0 A

Power available at I/O connector 4.65 to 5.25 VDC at 1 A

Physical

Dimensions

(not including connectors) 17.5 by 10.6 cm (6.9 by 4.2 in)

I/O connector

PCI-MIO-16E-1,

PCI-MIO-16E-4 68-pin male SCSI-II type

NI PCI-6071E 100-pin female 0.05 D-type

Maximum Working Voltage

Maximum working voltage refers to the signal voltage plus the common-mode voltage.

Channel-to-earth42 V, Installation Category II

Channel-to-channel.....42 V, Installation Category II

Environmental

Operating temperature0 to 55 °C

Storage temperature-55 to 150 °C

Humidity10 to 90% RH, noncondensing

Maximum altitude.....2,000 meters

Pollution degree (indoor use only)2

Safety

The PCI E Series devices meet the requirements of the following standards for safety and electrical equipment for measurement, control, and laboratory use:

- EN 61010-1:1993/A2:1995, IEC 61010-1:1990/A2:1995
- UL 3101-1:1993, UL 3111-1:1994, UL 3121:1998
- CAN/CSA c22.2 no. 1010.1:1992/A2:1997

Electromagnetic Compatibility

CE, C-Tick, and FCC Part 15 (Class A) Compliant

Electrical emissionsEN 55011 Class A at 10 m
FCC Part 15A above 1 GHz

Electrical immunityEvaluated to EN 61326:1998,
Table 1



Note For full EMC compliance, you must operate this device with shielded cabling. In addition, all covers and filler panels must be installed. Refer to the Declaration of Conformity (DoC) for this product for any additional regulatory compliance information. To obtain the DoC for this product, click **Declaration of Conformity** at ni.com/hardref.nsf/. This Web site lists the DoCs by product family. Select the appropriate product family, followed by the product, and a link to the DoC appears in Adobe Acrobat format. Click the Acrobat icon to download or read the DoC.

PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E

Analog Input

Input Characteristics

Number of channels

PCI-MIO-16XE-10, NI PCI-6032E.....	16 single-ended or 8 differential (software-selectable)
NI PCI-6031E, NI PCI-6033E.....	64 single-ended or 32 differential (software-selectable)

Type of ADCSuccessive approximation

Resolution16 bits, 1 in 65,536

Max sampling rate (single-channel)¹100 kS/s guaranteed

Input signal ranges

Gain (Software-Selectable)	Voltage Range (Software-Selectable)	
	Bipolar	Unipolar
1	±10 V	0 to 10 V
2	±5 V	0 to 5 V
5	±2 V	0 to 2 V
10	±1 V	0 to 1 V
20	±0.5 V	0 to 0.5 V
50	±0.2 V	0 to 0.2 V
100	±0.1 V	0 to 0.1 V

¹ Refer to the settling time table in the *Dynamic Characteristics* section for multichannel rates.

Input coupling	DC
Max working voltage	Each input should remain within ± 11 V of ground
Overvoltage protection.....	± 25 V powered on, ± 15 V powered off
Inputs protected	
PCI-MIO-16XE-10, NI PCI-6032E	ACH<0..15>, AISENSE
NI PCI-6031E, NI PCI-6033E	ACH<0..63>, AISENSE, AISENSE2
FIFO buffer size	512 samples
Data transfers	DMA, interrupts, programmed I/O
DMA modes	Scatter gather (single transfer, demand transfer)
Configuration memory size.....	512 words

Transfer Characteristics

Relative accuracy	± 0.75 LSB typ, ± 1 LSB max
DNL	± 0.5 LSB typ, ± 1 LSB max
No missing codes	16 bits, guaranteed
Offset error	
Pregain error after calibration	± 3 μ V max
Pregain error before calibration	± 2.2 mV max
Postgain error after calibration	± 76 μ V max
Postgain error before calibration.....	± 102 mV max
Gain error (relative to calibration reference)	
After calibration (gain = 1)	± 30.5 ppm of reading max
Before calibration	$\pm 2,150$ ppm of reading max
With gain error adjusted to 0 at gain = 1	
Gain $\neq 1$	± 200 ppm of reading max

Amplifier Characteristics

Input impedance

Normal, powered on 100 G Ω in parallel with 100 pF

Powered off 820 Ω min

Overload 820 Ω min

Input bias current ± 1 nA

Input offset current ± 2 nA

CMRR, DC to 60 Hz

Device	Range	CMRR	
		Bipolar	Unipolar
PCI-MIO-16XE-10	20 V	92 dB	—
NI PCI-6031E	10 V	97 dB	92 dB
NI PCI-6032E	5 V	—	97 dB
NI PCI-6033E	4 V	101 dB	—
	2 V	104 dB	101 dB
	1 V	105 dB	104 dB
	100 mV to 500 mV	105 dB	105 dB

Dynamic Characteristics

Bandwidth (–3 dB)

All gains 255 kHz

Settling time for full-scale step (DC to all gains and ranges)

Device	Accuracy*		
	$\pm 0.00076\%$ (± 0.5 LSB)	$\pm 0.0015\%$ (± 1 LSB)	$\pm 0.0061\%$ (± 4 LSB)
PCI-MIO-16XE-10 NI PCI-6032E	40 μ s max	20 μ s max	10 μ s max
NI PCI-6031E NI PCI-6033E	50 μ s max	25 μ s max	10 μ s max

* Accuracy values valid for source impedances < 1 k Ω . Refer to the *Multichannel Scanning Considerations* section of Chapter 3, *Hardware Overview*, for more information.

System noise (including quantization noise)

Device	Range	Bipolar	Unipolar
PCI-MIO-16XE-10	2 to 20 V	0.6	0.8
NI PCI-6031E	1 V	0.7	0.8
NI PCI-6032E	400 to 500 mV	1.1	1.1
NI PCI-6033E	200 mV	2.0	2.0
	100 mV	—	3.8

Crosstalk, DC to 100 kHz

Adjacent channels -75 dB
 All other channels -90 dB

Stability

Offset temperature coefficient

Pregain $\pm 5 \mu\text{V}/^\circ\text{C}$
 Postgain..... $\pm 120 \mu\text{V}/^\circ\text{C}$

Gain temperature coefficient..... $\pm 8 \text{ ppm}/^\circ\text{C}$

Analog Output (PCI-MIO-16XE-10 and NI PCI-6031E Only)

Output Characteristics

Number of channels	2 voltage
Resolution	16 bits, 1 in 65,536
Max update rate	100 kS/s
Type of DAC	Double-buffered
FIFO buffer size.....	2,048 samples
Data transfers	DMA, interrupts, programmed I/O
DMA modes	Scatter gather (single transfer, demand transfer)

Transfer Characteristics

Relative accuracy (INL)	± 0.5 LSB typ, ± 1 LSB max
DNL	± 1 LSB max
Monotonicity	16 bits, guaranteed
Offset error	
After calibration.....	305 μ V max
Before calibration	20 mV max
Gain error (relative to internal reference)	
After calibration.....	± 30.5 ppm max
Before calibration	$\pm 2,000$ ppm max

Voltage Output

Range	± 10 V, 0 to 10 V (software-selectable)
Output coupling	DC
Output impedance	0.1 Ω max
Current drive.....	± 5 mA

Protection Short-circuit to ground

Power-on state..... 0 V (± 20 mV)

Dynamic Characteristics

Settling time for full-scale step 10 μ s to ± 1 LSB accuracy

Slew rate..... 5 V/ μ s

Noise 60 μ V_{rms}, DC to 1 MHz

Stability

Offset temperature coefficient ± 50 μ V/ $^{\circ}$ C

Gain temperature coefficient..... ± 7.5 ppm/ $^{\circ}$ C

Digital I/O

Number of channels 8 input/output

Compatibility TTL/CMOS

Digital logic levels

Level	Min	Max
Input low voltage	0 V	0.8 V
Input high voltage	2 V	5 V
Input low current ($V_{in} = 0$ V)	—	-320 μ A
Input high current ($V_{in} = 5$ V)	—	10 μ A
Output low voltage ($I_{OUT} = 24$ mA)	—	0.4 V
Output high voltage ($I_{OUT} = 13$ mA)	4.35 V	—

Power-on state..... Input (high-impedance)

Data transfers Programmed I/O

Max transfer rate 50 kwords/s, system-dependent

Constant sustainable rate..... 1 to 10 kwords/s, typical

Timing I/O

Number of channels	2 up/down counter/timers, 1 frequency scaler
Resolution	
Counter/timers	24 bits
Frequency scaler	4 bits
Compatibility	TTL/CMOS
Base clocks available	
Counter/timers	20 MHz, 100 kHz
Frequency scaler	10 MHz, 100 kHz
Base clock accuracy	$\pm 0.01\%$
Max source frequency	20 MHz
Min source pulse duration	10 ns, edge-detect mode
Min gate pulse duration	10 ns, edge-detect mode
Data transfers	DMA, interrupts, programmed I/O
DMA modes	Scatter gather

Triggers

Analog Trigger

Source	
PCI-MIO-16XE-10, NI PCI-6032E	ACH<0..15>, PFIO/TRIG1
NI PCI-6031E, NI PCI-6033E	ACH<0..63>, PFIO/TRIG1
Level	\pm fullscale, internal; ± 10 V, external
Slope	Positive or negative (software-selectable)
Resolution	12 bits, 1 in 4,096

Hysteresis	Programmable
Bandwidth (–3 dB).....	255 kHz internal, 4 MHz external
External input (PFI0/TRIG1)	
Impedance	10 k Ω
Coupling.....	DC
Protection	0.5 to $V_{CC} + 0.5$ V when configured as a digital signal; ± 35 V when configured as an analog signal or disabled; ± 35 V powered off
Accuracy	$\pm 1\%$ of fullscale range

Digital Trigger

Compatibility	TTL
Response	Rising or falling edge
Pulse width.....	10 ns min

RTSI

Trigger lines	7
---------------------	---

Calibration

Recommended warm-up time	15 min
Calibration interval	1 year
External calibration reference	>6 and <9.999 V
Onboard calibration reference	
Level	5.000 V (± 1.0 mV) (over full operating temperature, actual value stored in EEPROM)
Temperature coefficient.....	± 0.6 ppm/ $^{\circ}$ C max
Long-term stability	± 6 ppm/ $\sqrt{1,000}$ h

Bus Interface

TypeMaster, slave

Power Requirement

+5 VDC ($\pm 5\%$)1.5 A

Power available at I/O connector.....+4.65 to +5.25 VDC at 1 A

Physical

Dimensions
(not including connectors)33.8 by 9.9 cm (13.3 by 3.9 in.)

I/O connector
PCI-MIO-16XE-10,
NI PCI-6032E68-pin male SCSI-II type
NI PCI-6031E, NI PCI-6033E.....100-pin female 0.05 D-type

Maximum Working Voltage

Maximum working voltage refers to the signal voltage plus the common-mode voltage.

Channel-to-earth42 V, Installation Category II

Channel-to-channel.....42 V, Installation Category II

Environmental

Operating temperature0 to 55 °C

Storage temperature-20 to 70 °C

Humidity10 to 90% RH, noncondensing

Maximum altitude.....2,000 meters

Pollution degree (indoor use only)2

Safety

The PCI E Series devices meet the requirements of the following standards for safety and electrical equipment for measurement, control, and laboratory use:

- EN 61010-1:1993/A2:1995, IEC 61010-1:1990/A2:1995
- UL 3101-1:1993, UL 3111-1:1994, UL 3121:1998
- CAN/CSA c22.2 no. 1010.1:1992/A2:1997

Electromagnetic Compatibility

CE, C-Tick, and FCC Part 15 (Class A) Compliant

Electrical emissions..... EN 55011 Class A at 10 m
FCC Part 15A above 1 GHz

Electrical immunity..... Evaluated to EN 61326:1998,
Table 1



Note For full EMC compliance, you must operate this device with shielded cabling. In addition, all covers and filler panels must be installed. Refer to the Declaration of Conformity (DoC) for this product for any additional regulatory compliance information. To obtain the DoC for this product, click **Declaration of Conformity** at ni.com/hardref.nsf/. This Web site lists the DoCs by product family. Select the appropriate product family, followed by the product, and a link to the DoC appears in Adobe Acrobat format. Click the Acrobat icon to download or read the DoC.

PCI-MIO-16XE-50

Analog Input

Input Characteristics

Number of channels 16 single-ended, or 8 differential
(software-selectable)

Type of ADC Successive approximation

Resolution 16 bits, 1 in 65,536

Max sampling rate 20 kS/s guaranteed

Input signal ranges

Device Gain (Software-Selectable)	Device Range (Software-Selectable)	
	Bipolar	Unipolar
1	±10 V	0 to 10 V
2	±5 V	0 to 5 V
10	±1 V	0 to 1 V
100	±0.1 V	0 to 0.1 V

Input coupling DC

Max working voltage
(signal + common-mode) The common-mode signal
(the average of two signals in a
differential pair) should remain
within ±8 V of ground, and each
input should remain within ±11 V
of ground.

Overvoltage protection ±25 V powered on,
±15 V powered off

Inputs protected ACH<0..15>, AISENSE

FIFO buffer size 2,048 samples

Data transfers	DMA, interrupts, programmed I/O
DMA modes	Scatter-gather (single transfer, demand transfer)
Configuration memory size.....	512 words

Transfer Characteristics

Relative accuracy	± 0.5 LSB typ, ± 1 LSB max
DNL	± 0.5 LSB typ, ± 1 LSB max
No missing codes	16 bits, guaranteed

Offset error

Pregain error after calibration	± 3 μ V max
Pregain error before calibration	± 1 mV max
Postgain error after calibration	± 76 μ V max
Postgain error before calibration.....	± 4 mV max

Gain error (relative to calibration reference)

After calibration (gain=1)	± 30.5 ppm of reading max
Before calibration	$\pm 2,250$ ppm of reading max

With gain error adjusted to 0 at gain = 1

Gain = 2, 10	± 100 ppm of reading
Gain = 100	$\pm 2,250$ ppm of reading

Amplifier Characteristics

Input impedance

Normal, powered on	7 G Ω in parallel with 100 pF
Powered off.....	820 Ω min
Overload.....	820 Ω min

Input bias current

± 10 nA

Input offset current.....

± 20 nA

CMRR, DC to 60 Hz

Range	CMRR	
	Bipolar	Unipolar
20 V	80 dB	—
10 V	86 dB	80 dB
5 V	—	86 dB
2 V	100 dB	—
1 V	—	100 dB
200 mV	120 dB	—
100 mV	—	120 dB

Dynamic Characteristics

Bandwidth

Range	Small Signal (–3 dB)
5 to 20 V	63 kHz
1 to 2 V	57 kHz
100 to 200 mV	33 kHz

Settling time for full-scale step

Range	Accuracy*	
	$\pm 0.0015\%$ (± 1 LSB)	$\pm 0.0061\%$ (± 4 LSB)
1 to 20 V	50 μ s max	50 μ s max
200 mV (bipolar)	75 μ s max	50 μ s max
100 mV (unipolar)	75 μ s max	50 μ s max

* Accuracy values are valid for source impedances < 1 k Ω . Refer to the *Multichannel Scanning Considerations* section of Chapter 3, *Hardware Overview*, for more information.

System noise (including quantization noise)

Range	Bipolar	Unipolar
1 to 20 V	1.0	1.0
100 to 200 mV	1.2	1.6

Crosstalk, DC to 100 kHz

- Adjacent channels -85 dB
- All other channels -100 dB

Stability

Offset temperature coefficient

- Pregain $\pm 1 \mu\text{V}/^\circ\text{C}$
- Postgain..... $\pm 12 \mu\text{V}/^\circ\text{C}$

Gain temperature coefficient..... $\pm 5 \text{ ppm}/^\circ\text{C}$

Analog Output

Output Characteristics

- Number of channels 2
- Resolution 12 bits, 1 in 4,096
- Max update rate..... 20 kS/s
- Type of DAC Double-buffered
- FIFO buffer size None
- Data transfers DMA, interrupts,
programmed I/O
- DMA modes Scatter-gather (single transfer,
demand transfer)

Transfer Characteristics

Relative accuracy (INL)	± 0.5 LSB max
DNL	± 1 LSB max
Monotonicity	12 bits, guaranteed
Offset error	
After calibration.....	± 0.5 mV max
Before calibration	± 85 mV max
Gain error (relative to calibration reference)	
After calibration.....	$\pm 0.01\%$ of output max
Before calibration	$\pm 1\%$ of output max

Voltage Output

Range	± 10 V
Output coupling	DC
Output impedance	0.1Ω max
Current drive	± 5 mA
Protection	Short-circuit to ground
Power-on state	0 V (± 85 mV)

Dynamic Characteristics

Settling time for full-scale step.....	50 μ s to ± 0.5 LSB ($\pm 0.01\%$)
Slew rate	2 V/ μ s
Noise	40 μ V _{rms} , DC to 1 MHz
Glitch energy (at midscale transition)	
Magnitude.....	± 30 mV
Duration.....	10 μ s

Stability

Offset temperature coefficient $\pm 25 \mu\text{V}/^\circ\text{C}$

Gain temperature coefficient..... $\pm 15 \text{ ppm}/^\circ\text{C}$

Digital I/O

Number of channels 8 input/output

Compatibility TTL/CMOS

Digital logic levels

Level	Min	Max
Input low voltage	0 V	0.8 V
Input high voltage	2 V	5 V
Input low current	—	$-320 \mu\text{A}$
Input high current	—	$10 \mu\text{A}$
Output low voltage ($I_{\text{OL}} = 24 \text{ mA}$)	—	0.4 V
Output high voltage ($I_{\text{OH}} = 13 \text{ mA}$)	4.35 V	—

Power-on state..... Input (high-impedance)

Data transfers Programmed I/O

Max transfer rate 50 kwords/s, system-dependent

Constant sustainable rate..... 1 to 10 kwords/s, typical

Timing I/O

Number of channels 2 up/down counter/timers,
1 frequency scaler

Resolution

Counter/timers 24 bits

Frequency scaler 4 bits

Compatibility TTL/CMOS

Base clocks available	
Counter/timers	20 MHz, 100 kHz
Frequency scaler	10 MHz, 100 kHz
Base clock accuracy	±0.01%
Max source frequency	20 MHz
Min source pulse duration	10 ns, edge-detect mode
Min gate pulse duration	10 ns, edge-detect mode
Data transfers	DMA, interrupts, programmed I/O
DMA modes	Scatter-gather

Triggers

Digital Trigger

Compatibility	TTL
Response	Rising or falling edge
Pulse width	10 ns min

RTSI

Trigger lines	7
---------------------	---

Calibration

Recommended warm-up time	15 min
Calibration interval	1 year
External calibration reference	>6 and <9.999 V
Onboard calibration reference level	5.000 V (±3.0 mV) (over full operating temperature, actual value stored in EEPROM)
Temperature coefficient	±2 ppm/°C max
Long-term stability	±15 ppm/ $\sqrt{1,000}$ h

Bus Interface

Type Master, slave

Power Requirement

+5 VDC ($\pm 5\%$)..... 1.1 A

Power available at I/O connector +4.65 to +5.25 VDC at 1 A

Physical

Dimensions
(not including connectors) 17.5 by 9.9 cm (6.9 by 3.9 in.)

I/O connector..... 68-pin male SCSI-II type

Maximum Working Voltage

Maximum working voltage refers to the signal voltage plus the common-mode voltage.

Channel-to-earth..... 42 V, Installation Category II

Channel-to-channel 42 V, Installation Category II

Environmental

Operating temperature..... 0 to 55 °C

Storage temperature -20 to 70 °C

Humidity 10 to 90% RH, noncondensing

Maximum altitude 2,000 meters

Pollution degree (indoor use only)..... 2

Safety

The PCI E Series devices meet the requirements of the following standards for safety and electrical equipment for measurement, control, and laboratory use:

- EN 61010-1:1993/A2:1995, IEC 61010-1:1990/A2:1995
- UL 3101-1:1993, UL 3111-1:1994, UL 3121:1998
- CAN/CSA c22.2 no. 1010.1:1992/A2:1997

Electromagnetic Compatibility

CE, C-Tick, and FCC Part 15 (Class A) Compliant

Electrical emissionsEN 55011 Class A at 10 m
FCC Part 15A above 1 GHz

Electrical immunityEvaluated to EN 61326:1998,
Table 1



Note For full EMC compliance, you must operate this device with shielded cabling. In addition, all covers and filler panels must be installed. Refer to the Declaration of Conformity (DoC) for this product for any additional regulatory compliance information. To obtain the DoC for this product, click **Declaration of Conformity** at ni.com/hardref.nsf/. This Web site lists the DoCs by product family. Select the appropriate product family, followed by the product, and a link to the DoC appears in Adobe Acrobat format. Click the Acrobat icon to download or read the DoC.

Optional Cable Connector Descriptions

This appendix describes the connectors on the optional cables for the PCI E Series devices.

Figure B-1 shows the pin assignments for the 68-pin E Series connector. This connector is available when you use the SH6868 or R6868 cable assemblies with the PCI-MIO-16E-1, PCI-MIO-16E-4, PCI-MIO-16XE-10, PCI-MIO-16XE-50, and NI PCI-6032E. It is also one of the two 68-pin connectors available when you use the SH1006868 cable assembly with the NI PCI-6031E, NI PCI-6033E, or NI PCI-6071E.

ACH8	34	68	ACH0
ACH1	33	67	AIGND
AIGND	32	66	ACH9
ACH10	31	65	ACH2
ACH3	30	64	AIGND
AIGND	29	63	ACH11
ACH4	28	62	AISENSE
AIGND	27	61	ACH12
ACH13	26	60	ACH5
ACH6	25	59	AIGND
AIGND	24	58	ACH14
ACH15	23	57	ACH7
DAC0OUT1	22	56	AIGND
DAC1OUT1	21	55	AOGND
EXTREF ²	20	54	AOGND
DIO4	19	53	DGND
DGND	18	52	DIO0
DIO1	17	51	DIO5
DIO6	16	50	DGND
DGND	15	49	DIO2
+5V	14	48	DIO7
DGND	13	47	DIO3
DGND	12	46	SCANCLK
PFI0/TRIG1	11	45	EXTSTROBE*
PFI1/TRIG2	10	44	DGND
DGND	9	43	PFI2/CONVERT*
+5V	8	42	PFI3/GPCTR1_SOURCE
DGND	7	41	PFI4/GPCTR1_GATE
PFI5/UPDATE*	6	40	GPCTR1_OUT
PFI6/WFTRIG	5	39	DGND
DGND	4	38	PFI7/STARTSCAN
PRI9/GPCTR0_GATE	3	37	PFI8/GPCTR0_SOURCE
GPCTR0_OUT	2	36	DGND
FREQ_OUT	1	35	DGND

¹ Not available on the NI PCI-6032E or NI PCI-6033E

² Not available on the PCI-MIO-16XE-10, PCI-MIO-16XE-50, NI PCI-6032E, or NI PCI-6033E

Figure B-1. 68-Pin E Series Connector Pin Assignments

Figure B-2 shows the pin assignments for the 68-pin extended AI connector. This is the other 68-pin connector available when you use the SH1006868 cable assembly with the NI PCI-6031E, NI PCI-6033E, or NI PCI-6071E.




Figure B-2. 68-Pin Extended AI Connector Pin Assignments

Figure B-3 shows the pin assignments for the 50-pin E Series connector. This connector is available when you use the SH6850 or R6850 cable assemblies with the PCI-MIO-16E-1, PCI-MIO-16E-4, PCI-MIO-16XE-10, PCI-MIO-16XE-50, or NI PCI-6032E. It is also one of the two 50-pin connectors available when you use the RI005050 cable assembly with the NI PCI-6031E, NI PCI-6033E, or NI PCI-6071E.

AIGND	1	2	AIGND
ACH0	3	4	ACH8
ACH1	5	6	ACH9
ACH2	7	8	ACH10
ACH3	9	10	ACH11
ACH4	11	12	ACH12
ACH5	13	14	ACH13
ACH6	15	16	ACH14
ACH7	17	18	ACH15
AISENSE	19	20	DAC0OUT ¹
DAC1OUT ¹	21	22	EXTREF ²
AOGND	23	24	DGND
DIO0	25	26	DIO4
DIO1	27	28	DIO5
DIO2	29	30	DIO6
DIO3	31	32	DIO7
DGND	33	34	+5V
+5V	35	36	SCANCLK
EXTSTROBE*	37	38	PFI0/TRIG1
PFI1/TRIG2	39	40	PFI2/CONVERT*
PFI3/GPCTR1_SOURCE	41	42	PFI4/GPCTR1_GATE
GPCTR1_OUT	43	44	PFI5/UPDATE*
PFI6/WFTRIG	45	46	PFI7/STARTSCAN
PFI8/GPCTR0_SOURCE	47	48	PFI9/GPCTR0_GATE
GPCTR0_OUT	49	50	FREQ_OUT

¹ Not available on the NI PCI-6032E or NI PCI-6033E
² Not available on the PCI-MIO-16XE-10, PCI-MIO-16XE-50, NI PCI-6032E, or NI PCI-6033E

Figure B-3. 50-Pin E Series Connector Pin Assignments

Figure B-4 shows the pin assignments for the 50-pin extended AI connector. This is the other 50-pin connector available when you use the R1005050 cable assembly with the NI PCI-6031E, NI PCI-6033E, and NI PCI-6071E.

ACH16	1	2	ACH24
ACH17	3	4	ACH25
ACH18	5	6	ACH26
ACH19	7	8	ACH27
ACH20	9	10	ACH28
ACH21	11	12	ACH29
ACH22	13	14	ACH30
ACH23	15	16	ACH31
ACH32	17	18	ACH40
ACH33	19	20	ACH41
ACH34	21	22	ACH42
ACH35	23	24	ACH43
AISENSE2	25	26	AIGND
ACH36	27	28	ACH44
ACH37	29	30	ACH45
ACH38	31	32	ACH46
ACH39	33	34	ACH47
ACH48	35	36	ACH56
ACH49	37	38	ACH57
ACH50	39	40	ACH58
ACH51	41	42	ACH59
ACH52	43	44	ACH60
ACH53	45	46	ACH61
ACH54	47	48	ACH62
ACH55	49	50	ACH63

Figure B-4. 50-Pin Extended AI Connector Pin Assignments



Common Questions

This appendix contains a list of commonly asked questions and their answers relating to usage and special features of the PCI E Series device.

General Information

What are the PCI E Series devices?

The PCI E Series devices are switchless and jumperless enhanced MIO devices that use the DAQ-STC for timing.

What is the DAQ-STC?

The DAQ-STC is the system timing control application-specific integrated circuit (ASIC) designed by NI and is the backbone of the PCI E Series devices. The DAQ-STC contains seven 24-bit counters and three 16-bit counters. The counters are divided into the following three groups:

- Analog input—two 24-bit, two 16-bit counters
- Analog output—three 24-bit, one 16-bit counters
- General-purpose counter/timer functions—two 24-bit counters

The groups can be configured independently with timing resolutions of 50 ns or 10 μ s. With the DAQ-STC, you can interconnect a wide variety of internal timing signals to other internal blocks. The interconnection scheme is quite flexible and completely software configurable. New capabilities such as buffered pulse generation, equivalent time sampling, and seamlessly changing the sampling rate are possible.

What does sampling rate mean to me?

It means that this is the fastest you can acquire data on the device and still achieve accurate results. For example, the PCI-MIO-16XE-50 has a sampling rate of 20 kS/s. This sampling rate is aggregate: one channel at 20 kS/s or two channels at 10 kS/s per channel illustrates the relationship. Notice, however, that some PCI E Series devices have settling times that vary with gain and accuracy. Refer to Appendix A, *Specifications*, for exact specifications.

What type of 5 V protection do the PCI E Series devices have?

The PCI E Series devices have 5 V lines equipped with a self-resetting 1 A fuse.

How do I use a PCI E Series device with the NI-DAQ C API?

The *NI-DAQ User Manual for PC Compatibles* describes the general programming flow when using the NI-DAQ C API as well as contains example code. For a list of functions that support the PCI E Series devices, refer to the *NI-DAQ Help* (NI-DAQ 6.7 or later) or the *NI-DAQ Function Reference Manual* (NI-DAQ 6.6 or earlier).

Which version of NI-DAQ supports the PCI-MIO-16E-4 revision E or later?

Revision E and later of the PCI-MIO-16E-4 requires NI-DAQ for Windows 5.1 or later.

Installing and Configuring the Device

How do you set the base address for a PCI E Series device?

The base address of a PCI E Series device is assigned automatically through the PCI bus protocol. This assignment is completely transparent to you.

What jumpers should I be aware of when configuring my PCI E Series device?

The PCI E Series devices are jumperless and switchless.

Which NI document should I read first to get started using DAQ software?

The *DAQ Quick Start Guide* and the NI-DAQ or application software release notes are good places to start.

What is the best way to test my PCI E Series device without programming the device?

If you are using Windows, Measurement & Automation Explorer (MAX) has a Test Panel option available by selecting **Devices and Interfaces** and then selecting the device. The test panels are excellent tools for performing simple functional tests of the device, such as AI, DIO, and counter/timer

tests. If you are using Mac OS, the NI-DAQ Configuration Utility provides the same functionality.

Analog Input and Output

I'm using my device in DIFF AI mode and I have connected a differential input signal, but my readings are random and drift rapidly. What's wrong?

Check the ground reference connections. The signal may be referenced to a level that is considered *floating* with reference to the device ground reference. Even if you are in differential mode, the signal *must* still be referenced to the same ground level as the device reference. There are various methods of achieving this while maintaining a high common-mode rejection ratio (CMRR). These methods are outlined in Chapter 4, [Connecting Signals](#).

I'm using the DACs to generate a waveform, but I discovered with a digital oscilloscope that there are glitches on the output signal. Is this normal?

When it switches from one voltage to another, any DAC produces glitches due to released charges. The largest glitches occur when the most significant bit (MSB) of the D/A code switches. You can build a lowpass deglitching filter to remove some of these glitches, depending on the frequency and nature of the output signal. The PCI-MIO-16E-1 and NI PCI-6071E devices have built-in reglitchers, which can be software enabled, on its AO channels. Refer to the [Analog Output](#) section of Chapter 3, [Hardware Overview](#), for more information about reglitching.

Can I synchronize a one-channel AI data acquisition with a one-channel AO waveform generation on my PCI E Series device?

Yes. One way to accomplish this is to use the waveform generation timing pulses to control the AI data acquisition. To do this, follow steps 1 through 4, in addition to the usual steps for data acquisition and waveform generation configuration.

1. Enable the PFI5 line for output, as follows:
 - If you are using NI-DAQ, call `Select_Signal(deviceNumber, ND_PFI_5, ND_OUT_UPDATE, ND_HIGH_TO_LOW)`.
 - If you are using LabVIEW, invoke Route Signal VI with signal name set to PFI5 and signal source set to AO Update.

2. Set up DAQ timing so that the timing signal for A/D conversion comes from PFI5, as follows:
 - If you are using NI-DAQ, call `Select_Signal(deviceNumber, ND_IN_CONVERT, ND_PFI_5, ND_HIGH_TO_LOW)`.
 - If you are using LabVIEW, invoke AI Clock Config VI with clock source code set to PFI pin, high to low, and clock source string set to 5.
3. Initiate AI data acquisition, which starts only when the AO waveform generation starts.
4. Initiate AO waveform generation.

Can I programmatically enable different channels on a PCI E Series device to acquire in different modes? For example, Channel 0 is differential and Channel 1 is RSE.

Different channels on a PCI E Series device can be enabled to acquire in different modes. However, different pairs of channels are used in different modes. In the example configuration given above, ACH0 and ACH8 would be configured in differential mode and ACH1 and AIGND would be configured in RSE mode. In this configuration, ACH8 could not be used in a single-ended configuration. To enable multi-mode scanning in LabVIEW, you would use the coupling and input config cluster input of the AI Config VI. This input has a 1-to-1 correspondence with the channels array input of the AI Config VI. Therefore, you must list all channels either individually or in groups of channels with the same input configuration. For example, if you want Channel 0 to be differential and Channels 1 and 2 to be RSE, Figure C-1 demonstrates how to program this configuration in LabVIEW.




Figure C-1. Configuring Channels for Different Acquisition Modes in LabVIEW

To enable multi-mode scanning in using NI-DAQ functions, call the `AI_Configure` function for each channel.

I am seeing crosstalk or ghost voltages when sampling multiple channels. What does this mean?

You may be experiencing a phenomenon called charge injection. Charge injection occurs when you are sampling a series of high-output impedance sources with a multiplexer. Multiplexers contain switches, usually made of switched capacitors. When one of the channels, for example Channel 0, is selected in a multiplexer, those capacitors accumulate charge. When the next channel, for example Channel 1, is selected, the accumulated charge (that is, current) leaks backward through that channel. If the output impedance of the source connected to Channel 1 is high enough, the resulting reading can somewhat reflect the voltage trends in Channel 0. To circumvent this problem, you must use a voltage follower (op-amp with unity gain) for each of the high-impedance sources before connecting up to the DAQ device or decrease the rate at which each channel is sampled. Another common cause of channel crosstalk is due to sampling among multiple channels at various gains. In this situation, the settling times may increase. For more information on charge injection and sampling channels at different gains, refer to Chapter 3, [Hardware Overview](#).

How are the AI channels of the NI PCI-6031E, NI PCI-6033E, and NI PCI-6071E addressed when they are used in differential mode?

The 32 differential channel pairs are addressed as follows.

Differential Channel Name	I/O Terminals
<0..7>	ACH<0,8..7,15>
<16..23>	ACH<16,24..23,31>
<32..39>	ACH<32,40..39,47>
<48..55>	ACH<48,56..55,63>

How can I use STARTSCAN and CONVERT* on my PCI E Series device to sample AI channel(s)?

PCI E Series devices employ both the STARTSCAN and CONVERT* signals to perform interval sampling. The STARTSCAN signal of the DAQ-STC controls the scan interval ($1/\text{scan interval} = \text{scan rate}$) shown in Figure C-2. The CONVERT* signal controls the interchannel delay ($1/\text{interchannel delay} = \text{sampling rate}$). This method allows multiple channels to be sampled relatively quickly in relation to the overall scan rate providing a pseudo-simultaneous effect with a fixed delay between channels.




Figure C-2. Comparing Interchannel Delay and Scan Interval

Timing and Digital I/O

What types of triggering can be hardware-implemented on my PCI E Series device?

Digital triggering is hardware supported on every PCI E Series device. In addition, the PCI-MIO-16E-1, PCI-MIO-16E-4, PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, NI PCI-6033E, and NI PCI-6071E support analog triggering in hardware.

What added functionality does the DAQ-STC make possible in contrast to the Am9513?

The DAQ-STC incorporates much more than just 10 Am9513-style counters within one chip. In fact, the DAQ-STC has the complexity of more than 24 chips. The DAQ-STC makes possible PFI lines, analog triggering, selectable logic level, and frequency shift keying. The DAQ-STC also makes buffered operations possible, such as direct up/down control, single or pulse train generation, equivalent time sampling, buffered period, and buffered semiperiod measurement.

What is the difference in timebases between the Am9513 counter/timer and the DAQ-STC?

The DAQ-STC-based MIO devices have a 20 MHz timebase. The Am9513-based MIO devices have a 1 MHz or 5 MHz timebase.

Do the counter/timer applications that I wrote previously work with the DAQ-STC?

If you are using NI-DAQ with LabVIEW, some of your applications drawn using the CTR VIs do still run. However, there are many differences in the counters between the PCI E Series and other devices; the counter numbers are different, timebase selections are different, and the DAQ-STC counters are 24-bit counters (unlike the 16-bit counters on devices without the DAQ-STC).

If you are using NI-DAQ, the answer is no, the counter/timer applications that you wrote previously do not work with the DAQ-STC. You must use the GPCTR functions; ICTR and CTR functions do not work with the DAQ-STC. The GPCTR functions have the same capabilities as the ICTR and CTR functions, plus more, but you must rewrite the application with the GPCTR function calls.

I'm using one of the general-purpose counter/timers on my PCI E Series device, but I do not see the counter/timer output on the I/O connector. What am I doing wrong?

If you are using NI-DAQ, you must configure the output line to output the signal to the I/O connector. Use the `Select_Signal` call in NI-DAQ to configure the output line. By default, all timing I/O lines except EXTSTROBE* are high-impedance.

What are the PFIs and how do I configure these lines?

PFIs are Programmable Function Inputs. These lines serve as connections to virtually all internal timing signals.

If you are using NI-DAQ or LabWindows/CVI, use the `Select_Signal` function to route internal signals to the I/O connector, route external signals to internal timing sources, or tie internal timing signals together.

If you are using NI-DAQ with LabVIEW and you want to connect external signal sources to the PFI lines, you can use AI Clock Config, AI Trigger Config, AO Clock Config, AO Trigger and Gate Config, and Counter Set Attribute advanced-level VIs to indicate which function the connected signal serves. Use the Route Signal VI to enable the PFI lines to output internal signals.

Table C-1. Signal Name Equivalencies

Hardware Signal Name	LabVIEW Route Signal	NI-DAQ Select_Signal
TRIG1	AI Start Trigger	ND_IN_START_TRIGGER
TRIG2	AI Stop Trigger	ND_IN_STOP_TRIGGER
STARTSCAN	AI Scan Start	ND_IN_SCAN_START
SISOURCE	—	ND_IN_SCAN_CLOCK_TIMEBASE
CONVERT*	AI Convert	ND_IN_CONVERT
AIGATE	—	ND_IN_EXTERNAL_GATE
WFTRIG	AO Start Trigger	ND_OUT_START_TRIGGER
UPDATE*	AO Update	ND_OUT_UPDATE
UISOURCE	—	ND_OUT_UPDATE_CLOCK_TIMEBASE
AOGATE	—	ND_OUT_EXTERNAL_GATE



Caution If you enable a PFI line for output, do *not* connect any external signal source to it; if you do, you can damage the device, the computer, and the connected equipment.

What are the power-on states of the PFI and DIO lines on the I/O connector?

At system power-on and reset, both the PFI and DIO lines are set to high-impedance by the hardware. This means that the device circuitry is not actively driving the output either high or low. However, these lines may have pull-up or pull-down resistors connected to them as shown in I/O signal summary tables in Chapter 4, *Connecting Signals*. These resistors weakly pull the output to either a logic high or logic low state. For example, DIO(0) is in the high-impedance state after power on, and the table in the *I/O Signal Summary, PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E* section of Chapter 4, *Connecting Signals*, shows that there is a 50 k Ω pull-up resistor. This pull-up resistor sets the DIO(0) pin to a logic high when the output is in a high-impedance state.

Technical Support and Professional Services

Visit the following sections of the National Instruments Web site at ni.com for technical support and professional services:

- **Support**—Online technical support resources include the following:
 - **Self-Help Resources**—For immediate answers and solutions, visit our extensive library of technical support resources available in English, Japanese, and Spanish at ni.com/support. These resources are available for most products at no cost to registered users and include software drivers and updates, a KnowledgeBase, product manuals, step-by-step troubleshooting wizards, hardware schematics and conformity documentation, example code, tutorials and application notes, instrument drivers, discussion forums, a measurement glossary, and so on.
 - **Assisted Support Options**—Contact NI engineers and other measurement and automation professionals by visiting ni.com/ask. Our online system helps you define your question and connects you to the experts by phone, discussion forum, or email.
- **Training**—Visit ni.com/custed for self-paced tutorials, videos, and interactive CDs. You also can register for instructor-led, hands-on courses at locations around the world.
- **System Integration**—If you have time constraints, limited in-house technical resources, or other project challenges, NI Alliance Program members can help. To learn more, call your local NI office or visit ni.com/alliance.

If you searched ni.com and could not find the answers you need, contact your local office or NI corporate headquarters. Phone numbers for our worldwide offices are listed at the front of this manual. You also can visit the Worldwide Offices section of ni.com/niglobal to access the branch office Web sites, which provide up-to-date contact information, support phone numbers, email addresses, and current events.

Glossary

Prefix	Meaning	Value
p-	pico-	10^{-12}
n-	nano-	10^{-9}
μ -	micro-	10^{-6}
m-	milli-	10^{-3}
k-	kilo-	10^3
M-	mega-	10^6
G-	giga-	10^9

Numbers/Symbols

°	degrees
>	greater than
≥	greater than or equal to
<	less than
≤	less than or equal to
/	per
%	percent
±	plus or minus
+	positive of, or plus
-	negative of, or minus
Ω	ohms

$\sqrt{\quad}$ square root of
+5 V +5 VDC source signal

A

A amperes
A/D analog-to-digital
AC alternating current
ACH analog input channel signal
ADC analog-to-digital converter—an electronic device, often an integrated circuit, that converts an analog voltage to a digital number
AI analog input
AIGATE analog input gate signal
AIGND analog input ground signal
AISENSE analog input sense signal
ANSI American National Standards Institute
AO analog output
AOGND analog output ground signal
ASIC Application-Specific Integrated Circuit—a proprietary semiconductor component designed and manufactured to perform a set of specific functions

B

BIOS basic input/output system—BIOS functions are the fundamental level of any PC or compatible computer. BIOS functions embody the basic operations needed for successful use of the computer’s hardware resources.
bipolar a signal range that includes both positive and negative values (for example, –5 to +5 V)

C

C	Celsius
CalDAC	calibration DAC
CH	channel—pin or wire lead to which you apply or from which you read the analog or digital signal. Analog signals can be single-ended or differential. For digital signals, you group channels to form ports. Ports usually consist of either four or eight digital channels.
channel rate	reciprocal of the interchannel delay
cm	centimeter
CMOS	complementary metal-oxide semiconductor
CMRR	common-mode rejection ratio—a measure of an instrument’s ability to reject interference from a common-mode signal, usually expressed in decibels (dB)
CONVERT*	convert signal
counter/timer	a circuit that counts external pulses or clock pulses (timing)
CTR	counter

D

D/A	digital-to-analog
DAC	digital-to-analog converter—an electronic device, often an integrated circuit, that converts a digital number into a corresponding analog voltage or current
DAC0OUT	analog channel 0 output signal
DAC1OUT	analog channel 1 output signal
DAQ	data acquisition—a system that uses the computer to collect, receive, and generate electrical signals
dB	decibel—the unit for expressing a logarithmic measure of the ratio of two signal levels: $dB = 20 \log_{10} V_1/V_2$, for signals in volts

DC	direct current
DGND	digital ground signal
DIFF	differential mode
DIO	digital input/output
DIP	dual inline package
dithering	the addition of Gaussian noise to an AI signal
DMA	direct memory access—a method by which data can be transferred to/from computer memory from/to a device or memory on the bus while the processor does something else; is the fastest method of transferring data to/from computer memory
DNL	differential nonlinearity—a measure in LSB of the worst-case deviation of code widths from their ideal value of 1 LSB
DO	digital output
E	
EEPROM	electrically erasable programmable read-only memory—ROM that can be erased with an electrical signal and reprogrammed
EXTREF	external reference signal
EXTSTROBE	external strobe signal

F

FIFO first-in first-out memory buffer—FIFOs are often used on DAQ devices to temporarily store incoming or outgoing data until that data can be read or written. For example, an analog input FIFO stores the results of A/D conversions until the data can be read into system memory. Programming the DMA controller and servicing interrupts can take several milliseconds in some cases. During this time, data accumulates in the FIFO for future retrieval. With a larger FIFO, longer latencies can be tolerated. In the case of analog output, a FIFO permits faster update rates, because the waveform data can be stored in the FIFO ahead of time. This again reduces the effect of latencies associated with getting the data from system memory to the DAQ device.

FREQ_OUT frequency output signal

ft feet

G

GATE gate signal

GPCTR general purpose counter

GPCTR0_GATE general purpose counter 0 gate signal

GPCTR0_OUT general purpose counter 0 output signal

GPCTR0_SOURCE general purpose counter 0 clock source signal

GPCTR0_UP_DOWN general purpose counter 0 up down

GPCTR1_GATE general purpose counter 1 gate signal

GPCTR1_OUT general purpose counter 1 output signal

GPCTR1_SOURCE general purpose counter 1 clock source signal

GPCTR1_UP_DOWN general purpose counter 1 up down

H

h	hour
hex	hexadecimal
Hz	hertz

I

I/O	input/output—the transfer of data to/from a computer system involving communications channels, operator interface devices, and/or data acquisition and control interfaces
I_{OH}	current, output high
I_{OL}	current, output low
INL	relative accuracy
interchannel delay	amount of time that passes between sampling consecutive channels; the interchannel delay must be short enough to allow sampling of all the channels in the channel list, within the scan interval. The greater the interchannel delay, the more time the PGIA is allowed to settle before the next channel is sampled. The interchannel delay is regulated by CONVERT*.

L

LSB	least significant bit
-----	-----------------------

M

m	meter
MB	megabytes of memory
MIO	multifunction I/O
MITE	MXI Interfaces to Everything

MSB	most significant bit
mux	multiplexer—a switching device with multiple inputs that sequentially connects each of its inputs to its output, typically at high speeds, in order to measure several signals with a single analog input channel

N

NC	normally closed, or not connected
NI-DAQ	NI driver software for DAQ hardware
noise	an undesirable electrical signal—noise comes from external sources such as the AC power line, motors, generators, transformers, fluorescent lights, CRT displays, computers, electrical storms, welders, radio transmitters, and internal sources such as semiconductors, resistors, and capacitors. Noise corrupts signals you are trying to send or receive.
NRSE	nonreferenced single-ended mode—all measurements are made with respect to a common (NRSE) measurement system reference, but the voltage at this reference can vary with respect to the measurement system ground

O

OUT	output pin—a counter output pin where the counter can generate various TTL pulse waveforms
-----	--

P

PCI	Peripheral Component Interconnect—a high-performance expansion bus architecture originally developed by Intel to replace ISA and EISA. It is achieving widespread acceptance as a standard for PCs and work-stations; it offers a theoretical maximum transfer rate of 132 MB/s.
PFI	Programmable Function Input
PFI0/TRIG1	PFI0/trigger 1
PFI1/TRIG2	PFI1/trigger 2
PFI2/CONVERT*	PFI2/convert

PFI3/ GPCTR1_SOURCE	PFI3/general purpose counter 1 source
PFI4/GPCTR1_GATE	PFI4/general purpose counter 1 gate
PFI5/UPDATE*	PFI5/update
PFI6/WFTRIG	PFI6/waveform trigger
PFI7/STARTSCAN	PFI7/start of scan
PFI8/ GPCTR0_SOURCE	PFI8/general purpose counter 0 source
PFI9/GPCTR0_GATE	PFI9/general purpose counter 0 gate
PGIA	Programmable Gain Instrumentation Amplifier
port	(1) a communications connection on a computer or a remote controller; (2) a digital port, consisting of four or eight lines of digital input and/or output
ppm	parts per million
pu	pull up
R	
RAM	random access memory
reglitch	to modify the glitches in a signal to make them less disruptive
rms	root mean square
RSE	referenced single-ended mode—all measurements are made with respect to a common reference measurement system or a ground; also called a grounded measurement system
RTD	resistive temperature detector—a metallic probe that measures temperature based upon its coefficient of resistivity
RTSibus	real-time system integration bus—the NI timing bus that connects DAQ boards directly, by means of connectors on top of the boards, for precise synchronization of functions

S

s	seconds
S	samples
S/s	samples per second—used to express the rate at which a DAQ board samples an analog signal
SCANCLK	scan clock signal
scan interval	controls how often a scan is initialized; the scan interval is regulated by STARTSCAN
scan rate	reciprocal of the scan interval
SCXI	Signal Conditioning eXtensions for Instrumentation—the NI product line for conditioning low-level signals within an external chassis near sensors so only high-level signals are sent to DAQ boards in the noisy computer environment
SE	single-ended—a term used to describe an analog input that is measured with respect to a common ground
settling time	the amount of time required for a voltage to reach its final value within specified limits
signal conditioning	the manipulation of signals to prepare them for digitizing
SISOURCE	SI counter clock signal
SOURCE	source signal
STARTSCAN	start scan signal
system noise	a measure of the amount of noise seen by an analog circuit or an ADC when the analog inputs are grounded

T

TC	terminal count—the ending value of a counter
t_{gh}	gate hold time
t_{gsu}	gate setup time
t_{gw}	gate pulse width
t_{out}	output delay time
THD	total harmonic distortion—the ratio of the total rms signal due to harmonic distortion to the overall rms signal, in dB or percent
thermocouple	a temperature sensor created by joining two dissimilar metals. The junction produces a small voltage as a function of the temperature.
TRIG	trigger signal
t_{sc}	source clock period
t_{sp}	source pulse width
TTL	transistor-transistor logic
two's complement	given a number x expressed in base 2 with n digits to the left of the radix point, the (base 2) number $2^n - x$

U

UI	update interval
UISOURCE	update interval counter clock signal
unipolar	a signal range that is always positive (for example, 0 to +10 V)
UPDATE	update signal

V

V volts

VDC volts direct current

VI virtual instrument—(1) a combination of hardware and/or software elements, typically used with a PC, that has the functionality of a classic stand-alone instrument; (2) a LabVIEW software module (VI), which consists of a front panel user interface and a block diagram program

V_{IH} volts, input high

V_{IL} volts, input low

V_{in} volts in

V_m measured voltage

V_{OH} volts, output high

V_{OL} volts, output low

V_{ref} reference voltage

V_{rms} volts, root mean square

W

waveform multiple voltage readings taken at a specific sampling rate

WFTRIG waveform generation trigger signal

Index

Symbols

+5 V signal

- description (table), 4-5
- power connections, 4-26
- protection provided by PCI E Series boards, C-2

A

ACH<0..15> signal

- analog input connections, 4-12
- description (table), 4-4
- PCI-MIO-16XE-50 (table), 4-10

ACH<0..63> signal

- analog input connections, 4-12
- PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E (table), 4-7
- PCI-MIO-16XE-10, NI PCI-6031E, and NI PCI-6033E (table), 4-8

ACH<16..63> signal

- description (table), 4-4

AIGATE signal, 4-35

AIGND signal

- analog input connections, 4-12
- description (table), 4-4
- differential connections for floating signal sources, 4-18
- PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E (table), 4-7
- PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E (table), 4-8
- PCI-MIO-16XE-50 (table), 4-10

AISENSE signal

- analog input connections, 4-12
- description (table), 4-4

PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E (table), 4-7

PCI-MIO-16XE-10, NI PCI-6031E, and NI PCI-6033E (table), 4-8

PCI-MIO-16XE-50 (table), 4-10

AISENSE2 signal

analog input connections, 4-12

description (table), 4-4

PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E (table), 4-7

PCI-MIO-16XE-10, NI PCI-6031E, and NI PCI-6033E (table), 4-8

amplifier characteristic specifications

PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E, A-3

PCI-MIO-16XE-10, NI PCI-6031E,

NI PCI-6032E, and NI PCI-6033E, A-16

PCI-MIO-16XE-50, A-25

analog input

dither, 3-8

input mode, 3-4

input polarity and range

PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E, 3-5

PCI-MIO-16XE-10, PCI-MIO-16XE-50, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E, 3-6

multiple channel scanning

considerations, 3-9

questions about, C-3

selection considerations, 3-8

signal connections, 4-12

exceeding maximum ratings (caution), 4-12

- analog input specifications
 - PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E
 - amplifier characteristics, A-3
 - dynamic characteristics, A-4
 - input characteristics, A-1
 - stability, A-6
 - transfer characteristics, A-3
 - PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E
 - amplifier characteristics, A-16
 - dynamic characteristics, A-16
 - input characteristics, A-14
 - transfer characteristics, A-15
 - PCI-MIO-16XE-50
 - amplifier characteristics, A-25
 - dynamic characteristics, A-26
 - input characteristics, A-24
 - stability, A-27
 - transfer characteristics, A-25
- analog output
 - PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E, 3-10
 - PCI-MIO-16XE-10 and NI PCI-6031E, 3-11
 - PCI-MIO-16XE-50, 3-11
 - polarity selection
 - PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E, 3-11
 - PCI-MIO-16XE-10 and NI PCI-6031E, 3-11
 - questions about, C-3
 - reference selection, 3-11
 - reglitch selection, 3-12
 - signal connections, 4-23
- analog output specifications
 - PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E
 - dynamic characteristics, A-8
 - output characteristics, A-6
 - stability, A-8
 - transfer characteristics, A-6
 - voltage output, A-7
 - PCI-MIO-16XE-10 and NI PCI-6031E
 - dynamic characteristics, A-19
 - output characteristics, A-18
 - stability, A-19
 - transfer characteristics, A-18
 - voltage output, A-18
 - PCI-MIO-16XE-50
 - dynamic characteristics, A-28
 - output characteristics, A-27
 - stability, A-29
 - transfer characteristics, A-28
 - voltage output, A-28
- analog trigger, 3-12
 - above-high-level triggering mode (figure), 3-14
 - below-low-level triggering mode (figure), 3-13
 - block diagram (figure), 3-13
 - high-hysteresis triggering mode (figure), 3-15
 - inside-region triggering mode (figure), 3-14
 - low-hysteresis triggering mode (figure), 3-15
 - specifications
 - PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E, A-10
 - PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E, A-20
- AOGND signal
 - analog output signal connections, 4-23
 - description (table), 4-4
 - PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E (table), 4-7
 - PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E (table), 4-9
 - PCI-MIO-16XE-50, 4-10

B

bipolar input/output. *See* polarity selection
block diagrams

- NI PCI-6032E and NI PCI-6033E, 3-3
- PCI-MIO-16E-1, PCI-MIO-16E-4 and
NI PCI-6071E, 3-1
- PCI-MIO-16XE-10 and
NI PCI-6031E, 3-2
- PCI-MIO-16XE-50, 3-4

board configuration, 2-2

bus interface specifications

- PCI-MIO-16E-1, PCI-MIO-16E-4, and
NI PCI-6071E, A-11
- PCI-MIO-16XE-10, NI PCI-6031E,
NI PCI-6032E, and NI
PCI-6033E, A-22
- PCI-MIO-16XE-50, A-31

C

cables

See also I/O connectors

- custom cabling, 1-5
- field wiring considerations, 4-46
- optional equipment, 1-5

calibration

- adjusting for gain error, 5-3
- external calibration, 5-2
- loading calibration constants, 5-1
- mixing unipolar and bipolar channels
(note), 3-7
- self-calibration, 5-2

charge injection, 3-10

commonly asked questions. *See* questions and
answers

common-mode signal rejection, 4-22

configuration

- See also* input configurations
- board configuration, 2-2
- questions about, C-2

connectors. *See* I/O connectors

contacting National Instruments, D-1

conventions used in the manual, *xi*

CONVERT* signal

- input timing (figure), 4-34
- multiplexer for controlling, 3-17
- output timing (figure), 4-34
- signal routing, 3-16
- timing connections, 4-34

counter/timer applications, C-7

customer

- education, D-1
- professional services, D-1
- technical support, D-1

D

DAC0OUT signal

- analog output signal connections, 4-23
- description (table), 4-4
- PCI-MIO-16E-1, PCI-MIO-16E-4, and
NI PCI-6071E (table), 4-7
- PCI-MIO-16XE-10, NI PCI-6031E,
NI PCI-6032E, and NI PCI-6033E
(table), 4-9
- PCI-MIO-16XE-50 (table), 4-10

DAC1OUT signal

- analog output signal connections, 4-23
- description (table), 4-4
- PCI-MIO-16E-1, PCI-MIO-16E-4, and
NI PCI-6071E (table), 4-7
- PCI-MIO-16XE-10, NI PCI-6031E,
NI PCI-6032E, and NI PCI-6033E
(table), 4-9
- PCI-MIO-16XE-50 (table), 4-10

DAQ timing connections

- AIGATE signal, 4-35
- CONVERT* signal, 4-34
- EXTSTROBE* signal, 4-37
- SCANCLK signal, 4-36
- SISOURCE signal, 4-35
- STARTSCAN signal, 4-32

- TRIG1 signal, 4-29
- TRIG2 signal, 4-30
- typical posttriggered acquisition (figure), 4-28
- typical pretriggered acquisition, 4-29
- DAQ-STC system timing controller, C-1, C-6
- data acquisition timing connections. *See* DAQ timing connections
- DGND signal
 - description (table), 4-4
 - digital I/O connections, 4-24
 - PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E (table), 4-7
 - PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E (table), 4-9
 - PCI-MIO-16XE-50 (table), 4-10
 - timing connections, 4-27
- diagnostic resources, D-1
- DIFF (differential) input mode
 - definition (table), 3-5
 - description, 4-16
 - ground-referenced signal sources, 4-17
 - nonreferenced or floating signal sources, 4-18
 - questions about, C-3
 - recommended configuration (figure), 4-15
 - single-ended connections, 4-20
 - floating signal sources (RSE), 4-21
 - grounded signal sources (NRSE), 4-21
 - when to use, 4-16
- digital I/O
 - operation, 3-16
 - questions about, C-7
 - signal connections, 4-24
 - exceeding maximum ratings (caution), 4-24
 - specifications
 - PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E, A-8
 - PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E, A-19
 - PCI-MIO-16XE-50, A-29
- digital trigger specifications
 - PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E, A-10
 - PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E, A-21
 - PCI-MIO-16XE-50, A-30
- DIO<0..7> signal
 - description (table), 4-4
 - digital I/O connections, 4-24
 - PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E (table), 4-7
 - PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E (table), 4-9
 - PCI-MIO-16XE-50 (table), 4-10
- dither
 - enabling, 3-8
 - signal acquisition effects (figure), 3-9
- documentation
 - conventions used in manual, *xi*
 - National Instruments, *xii*
 - online library, D-1
 - related documentation, *xiii*
- drivers
 - instrument, D-1
 - software, D-1
- dynamic characteristic specifications
 - analog input
 - PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E, A-4
 - PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E, A-16

PCI-MIO-16XE-50, A-26
 analog output
 PCI-MIO-16E-1, PCI-MIO-16E-4,
 and NI PCI-6071E, A-8
 PCI-MIO-16XE-10, NI PCI-6031E,
 NI PCI-6032E, and NI
 PCI-6033E, A-19
 PCI-MIO-16XE-50, A-28
 PCI-MIO-16XE-50, A-26

E

EEPROM storage of calibration constants, 5-1
 electromagnetic compatibility specifications
 PCI-MIO-16E-1, PCI-MIO-16E-4, and
 NI PCI-6071E, A-12
 PCI-MIO-16XE-10, NI PCI-6031E,
 NI PCI-6032E, and
 NI PCI-6033E, A-23
 PCI-MIO-16XE-50, A-32
 environmental noise, avoiding, 4-46
 environmental specifications
 PCI-MIO-16E-1, PCI-MIO-16E-4, and
 NI PCI-6071E, A-12
 PCI-MIO-16XE-10, NI PCI-6031E,
 NI PCI-6032E, and
 NI PCI-6033E, A-22
 PCI-MIO-16XE-50, A-31
 equipment, optional, 1-5
 example code, D-1
 EXTREF signal
 analog output signal connections, 4-23
 description (table), 4-4
 PCI-MIO-16E-1, PCI-MIO-16E-4, and
 NI PCI-6071E (table), 4-7
 EXTSTROBE* signal
 description (table), 4-5
 PCI-MIO-16E-1, PCI-MIO-16E-4, and
 NI PCI-6071E (table), 4-7
 PCI-MIO-16XE-10, NI PCI-6031E,
 NI PCI-6032E, and NI PCI-6033E
 (table), 4-9

PCI-MIO-16XE-50, 4-11
 timing connections, 4-37

F

field wiring considerations, 4-46
 floating signal sources
 description, 4-14
 differential connections, 4-18
 recommended configuration
 (figure), 4-15
 single-ended connections (RSE
 configuration), 4-21
 FREQ_OUT signal
 description (table), 4-6
 general-purpose timing
 considerations, 4-46
 PCI-MIO-16E-1, PCI-MIO-16E-4, and
 NI PCI-6071E (table), 4-8
 PCI-MIO-16XE-10, NI PCI-6031E,
 NI PCI-6032E, and NI PCI-6033E
 (table), 4-10
 PCI-MIO-16XE-50 (table), 4-11
 frequently asked questions, D-1
 See also questions and answers

G

general-purpose timing signal connections
 FREQ_OUT signal, 4-46
 GPCTR0_GATE signal, 4-41
 GPCTR0_OUT signal, 4-42
 GPCTR0_SOURCE signal, 4-40
 GPCTR0_UP_DOWN signal, 4-42
 GPCTR1_GATE signal, 4-43
 GPCTR1_OUT signal, 4-44
 GPCTR1_SOURCE signal, 4-43
 GPCTR1_UP_DOWN signal, 4-44
 questions about, C-7
 glitches, 3-12, C-3
 GPCTR0_GATE signal, 4-41

- GPCTR0_OUT signal
 - description (table), 4-6
 - general-purpose timing connections, 4-42
 - PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E (table), 4-8
 - PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E (table), 4-10
 - PCI-MIO-16XE-50 (table), 4-11
 - GPCTR0_SOURCE signal, 4-40
 - GPCTR0_UP_DOWN signal, 4-42
 - GPCTR1_GATE signal, 4-43
 - GPCTR1_OUT signal, 4-44
 - description (table), 4-6
 - general-purpose timing considerations, 4-44
 - PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E (table), 4-8
 - PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and N PCI-6033E (table), 4-9
 - PCI-MIO-16XE-50 (table), 4-11
 - GPCTR1_SOURCE signal, 4-43
 - GPCTR1_UP_DOWN signal, 4-44
 - ground-referenced signal sources
 - description, 4-14
 - differential connections, 4-17
 - recommended configuration (figure), 4-15
 - single-ended connections (NRSE configuration), 4-21
- ## H
- hardware installation, 2-1
 - hardware overview
 - analog input
 - dither, 3-8
 - input mode, 3-4
 - input polarity and range, 3-5
 - multiple channel scanning considerations, 3-9
 - selection considerations, 3-8
 - analog trigger
 - above-high-level triggering mode (figure), 3-14
 - below-low-level triggering mode (figure), 3-13
 - block diagram (figure), 3-13
 - high-hysteresis triggering mode (figure), 3-15
 - inside-region triggering mode (figure), 3-14
 - low-hysteresis triggering mode (figure), 3-15
 - block diagrams
 - NI PCI-6032E and NI PCI-6033E, 3-3
 - PCI-MIO-16E-1, PCI-MIO-16E-4 and NI PCI-6071E, 3-1
 - PCI-MIO-16XE-10 and NI PCI-6031E, 3-2
 - PCI-MIO-16XE-50, 3-4
 - digital I/O, 3-16
 - timing signal routing, 3-16
 - programmable function inputs, 3-17
 - RTSI clocks, 3-18
- ## I
- I/O connectors
 - exceeding maximum ratings (caution), 4-1
 - pin assignments (figure)
 - 50-pin analog input connector, B-5
 - 50-pin E Series connector, B-4
 - 68-pin E Series connector, B-3

- 68-pin extended analog input connector, B-2
- NI PCI-6071E, NI PCI-6031E, and NI PCI-6033E, 4-3
- PCI-MIO-16E-1, PCI-MIO-16E-4, PCI-MIO-16XE-50, PCI-MIO-16XE-10, and NI PCI-6032E, 4-2
- input characteristic specifications
 - PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E, A-1
 - PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E, A-14
 - PCI-MIO-16XE-50, A-24
- input configurations
 - available input modes
 - DIFF (table), 3-5
 - NRSE (table), 3-5
 - RSE (table), 3-5
 - common-mode signal rejection, 4-22
 - differential connections
 - DIFF input configuration, 4-16
 - floating signal sources, 4-18
 - ground-referenced signal sources, 4-17
 - nonreferenced signal sources, 4-18
 - recommended configuration (figure), 4-15
 - single-ended connections, 4-20
 - floating signal sources (RSE configuration), 4-21
 - grounded signal sources (NRSE configuration), 4-21
- input polarity and range
 - mixing bipolar and unipolar channels (note), 3-7
 - PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E
 - actual range and measurement precision (table), 3-6
 - unipolar and bipolar, 3-5

- PCI-MIO-16XE-10, PCI-MIO-16XE-50, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E
 - actual range and measurement precision (table), 3-7
 - unipolar and bipolar, 3-6
 - selection considerations, 3-8
- installation
 - hardware, 2-1
 - questions about, C-2
 - safety information, 1-6
 - software, 2-1
 - unpacking PCI E Series, 1-5
- instrument drivers, D-1

K

- KnowledgeBase, D-1

L

- LabVIEW
 - definition, 1-4

M

- Measurement Studio
 - definition, 1-4
- MITE interface bus chip, 1-1
- multiple-channel scanning, 3-9

N

- National Instruments
 - customer education, D-1
 - documentation, *xii*
 - professional services, D-1
 - system integration services, D-1
 - technical support, D-1
 - worldwide offices, D-1

NI-DAQ

- definition, 1-3

- noise, avoiding, 4-46

- NRSE (nonreferenced single-ended input)

- description (table), 3-5

- differential connections, 4-18

- recommended configuration (figure), 4-15

- single-ended connections (NRSE configuration), 4-21

O

- online technical support, D-1

- optional equipment, 1-5

- output characteristic specifications

- PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E, A-6

- PCI-MIO-16XE-10 and NI PCI-6031E, A-18

- PCI-MIO-16XE-50, A-27

P

PCI E Series

- See also* hardware overview

- custom cabling, 1-5

- features, 1-1

- optional equipment, 1-5

- questions about

- analog input and output, C-3

- general information, C-1

- installation and configuration, C-2

- timing and digital I/O, C-6

- requirements for getting started, 1-2

- software programming choices, 1-2

- register-level programming, 1-4

- unpacking, 1-5

PFI0/TRIG1 signal

- description (table), 4-5

- PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E (table), 4-7

- PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E (table), 4-9

- PCI-MIO-16XE-50 (table), 4-11

PFI1/TRIG2 signal

- description (table), 4-5

- PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E (table), 4-7

- PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E (table), 4-9

- PCI-MIO-16XE-50 (table), 4-11

PFI2/CONVERT* signal

- definition (table), 4-5

- PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E (table), 4-7

- PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E (table), 4-9

- PCI-MIO-16XE-50 (table), 4-11

PFI2/GPCTR1_SOURCE signal

- PCI-MIO-16XE-50 (table), 4-11

PFI3/GPCTR1_SOURCE signal

- definition (table), 4-5

- PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E (table), 4-7

- PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E (table), 4-9

PFI4/GPCTR1_GATE signal

- definition (table), 4-5

- PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E (table), 4-8

- PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E (table), 4-9

- PCI-MIO-16XE-50 (table), 4-11

- PFI5/UPDATE* signal
 - definition (table), 4-6
 - PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E (table), 4-8
 - PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E (table), 4-9
 - PCI-MIO-16XE-50 (table), 4-11
- PFI6/WFTRIG signal
 - definition (table), 4-6
 - PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E (table), 4-8
 - PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E (table), 4-9
 - PCI-MIO-16XE-50 (table), 4-11
- PFI7/STARTSCAN signal
 - definition (table), 4-6
 - PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E (table), 4-8
 - PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E (table), 4-9
 - PCI-MIO-16XE-50 (table), 4-11
- PFI8/GPCTR0_SOURCE signal
 - definition (table), 4-6
 - PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E (table), 4-8
 - PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E (table), 4-9
 - PCI-MIO-16XE-50 (table), 4-11
- PFI9/GPCTR0_GATE signal
 - description (table), 4-6
 - PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E (table), 4-8
 - PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E (table), 4-10
 - PCI-MIO-16XE-50 (table), 4-11
- PFI (programmable function inputs)
 - overview, 4-27
 - signal routing, 3-17
 - timing input connections, 4-27
- PGIA (programmable gain instrumentation amplifier)
 - analog input connections, 4-13
 - common-mode signal rejection, 4-22
 - differential connections
 - floating signal sources, 4-18
 - ground-referenced signal sources, 4-17
 - single-ended connections
 - floating signal sources (figure), 4-21
 - grounded signal sources (figure), 4-22
- phone technical support, D-1
- physical specifications
 - PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E, A-11
 - PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E, A-22
 - PCI-MIO-16XE-50, A-31
- pin assignments
 - 50-pin E Series connector (figure), B-4
 - 50-pin extended analog input connector (figure), B-5
 - 68-pin E Series connector (figure), B-2
 - 68-pin extended analog input connector (figure), B-3
 - NI PCI-6071E, NI PCI-6031E, and NI PCI-6033E (figure), 4-3
 - PCI-MIO-16E-1, PCI-MIO-16E-4, PCI-MIO-16XE-50, PCI-MIO-16XE-10, and NI PCI-6032E (figure), 4-2

polarity selection

- analog input
 - mixing bipolar and unipolar channels (note), 3-7
 - PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E, 3-5
 - PCI-MIO-16XE-10, PCI-MIO-16XE-50, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E, 3-6
 - selection considerations, 3-8
- analog output
 - PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E, 3-11
 - PCI-MIO-16XE-10 and NI PCI-6031E, 3-11

posttriggered data acquisition, 4-28

power connections, 4-26

power requirement specifications

- PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E, A-11
- PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E, A-22
- PCI-MIO-16XE-50, A-31

pretriggered data acquisition, 4-28

professional services, D-1

programmable function inputs (PFIs). *See* PFIs (programmable function inputs)

programmable gain instrumentation amplifier. *See* PGIA (programmable gain instrumentation amplifier)

programming examples, D-1

Q

questions and answers

- analog input and output, C-3
- general information, C-1
- installation and configuration, C-2
- timing and digital I/O, C-6

R

reference selection, analog output, 3-11

referenced single-ended input (RSE). *See* RSE (referenced single-ended input)

register-level programming, 1-4

reglitching

- questions about, C-3
- reglitch selection, analog output, 3-12

related documentation, *xiii*

requirements for getting started, 1-2

RSE (referenced single-ended input)

- description (table), 3-5
- recommended configuration (figure), 4-15
- single-ended connections for floating signal sources, 4-21

RTSI bus signal connection (figure), 3-19

RTSI clocks, 3-18

RTSI trigger lines

- overview, 3-18
- signal connections (figure), 3-19
- specifications
 - PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E, A-11
 - PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E, A-21
 - PCI-MIO-16XE-50, A-30

S

safety information, 1-6

safety specifications

- PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E, A-12
- PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E, A-23
- PCI-MIO-16XE-50, A-31

sampling rate, C-1

- SCANCLK signal
 - description (table), 4-5
 - PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E (table), 4-7
 - PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E (table), 4-9
 - PCI-MIO-16XE-50 (table), 4-10
 - timing connections, 4-36
- settling time, 3-9
- signal connections
 - analog input, 4-12
 - analog output, 4-23
 - digital I/O, 4-24
 - field wiring considerations, 4-46
 - I/O connector
 - exceeding maximum ratings (caution), 4-1
 - I/O signal summary (table)
 - PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E, 4-7
 - PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E, 4-8
 - PCI-MIO-16XE-50, 4-10
 - pin assignments
 - 50-pin E Series connector, B-4
 - 50-pin extended analog input connector, B-5
 - 68-pin E Series connector, B-2
 - 68-pin extended analog input connector, B-3
 - NI PCI-6071E, NI PCI-6031E, and NI PCI-6033E (figure), 4-3
 - PCI-MIO-16E-1, PCI-MIO-16E-4, PCI-MIO-16XE-50, PCI-MIO-16XE-10, and NI PCI-6032 (figure), 4-2
 - signal descriptions (table), 4-4
 - input configurations
 - common-mode signal rejection, 4-22
 - differential connections
 - DIFF input configuration, 4-16
 - floating signal sources, 4-18
 - ground-referenced signal sources, 4-17
 - nonreferenced signal sources, 4-18
 - recommended configuration (figure), 4-15
 - single-ended connections, 4-20
 - floating signal sources (RSE configuration), 4-21
 - grounded signal sources (NRSE configuration), 4-21
 - power connections, 4-26
 - timing connections, 4-26
 - DAQ timing connections, 4-28
 - AIGATE signal, 4-35
 - CONVERT* signal, 4-34
 - EXTSTROBE* signal, 4-37
 - SCANCLK signal, 4-36
 - SISOURCE signal, 4-35
 - STARTSCAN signal, 4-32
 - TRIG1 signal, 4-29
 - TRIG2 signal, 4-30
 - typical posttriggered acquisition (figure), 4-28
 - typical pretriggered acquisition (figure), 4-29
 - general-purpose timing signal connections
 - FREQ_OUT signal, 4-46
 - GPCTR0_GATE signal, 4-41
 - GPCTR0_OUT signal, 4-42
 - GPCTR0_SOURCE signal, 4-40
 - GPCTR0_UP_DOWN signal, 4-42
 - GPCTR1_GATE signal, 4-43

- GPCTR1_OUT signal, 4-44
 - GPCTR1_SOURCE signal, 4-43
 - GPCTR1_UP_DOWN signal, 4-44
- programmable function input connections, 4-27
- waveform generation timing connections
 - UISOURCE signal, 4-39
 - UPDATE* signal, 4-38
 - WFTRIG signal, 4-37
- types of signal sources
 - floating, 4-14
 - ground-referenced, 4-14
- single-ended connections
 - description, 4-20
 - floating signal sources (RSE), 4-21
 - grounded signal sources (NRSE), 4-21
 - when to use, 4-20
- SISOURCE signal, 4-35
- software drivers, D-1
- software installation, 2-1
- software programming choices, 1-2
 - register-level programming, 1-4
- specifications
 - PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E
 - analog input
 - amplifier, A-3
 - dynamic characteristics, A-4
 - input characteristics, A-1
 - stability, A-6
 - transfer characteristics, A-3
 - analog output
 - dynamic characteristics, A-8
 - output characteristics, A-6
 - stability, A-8
 - transfer characteristics, A-6
 - voltage output, A-7
 - analog trigger, A-10
 - bus interface, A-11
 - calibration, A-11
 - digital I/O, A-8
 - digital trigger, A-10
 - electromagnetic compatibility, A-12
 - environmental, A-12
 - physical, A-11
 - power requirements, A-11
 - RTSI, A-11
 - safety, A-12
 - timing I/O, A-9
 - voltage, A-12
 - PCI-MIO-16XE-10 and NI PCI-6031E
 - analog output
 - dynamic characteristics, A-19
 - output characteristics, A-18
 - stability, A-19
 - transfer characteristics, A-18
 - voltage output, A-18
 - PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E
 - analog input
 - amplifier characteristics, A-16
 - dynamic characteristics, A-16
 - input characteristics, A-14
 - stability, A-17
 - transfer characteristics, A-15
 - analog trigger, A-20
 - bus interface, A-22
 - calibration, A-21
 - digital I/O, A-19
 - digital trigger, A-21
 - electromagnetic compatibility, A-23
 - environmental, A-22
 - physical, A-22
 - power requirements, A-22
 - RTSI, A-21
 - safety, A-23
 - timing I/O, A-20
 - voltage, A-22

- PCI-MIO-16XE-50
 - analog input
 - amplifier characteristics, A-25
 - dynamic characteristics, A-26
 - input characteristics, A-24
 - stability, A-27
 - transfer characteristics, A-25
 - analog output
 - dynamic characteristics, A-28
 - output characteristics, A-27
 - stability, A-29
 - transfer characteristics, A-28
 - voltage output, A-28
 - bus interface, A-31
 - calibration, A-30
 - digital I/O, A-29
 - digital trigger, A-30
 - electromagnetic compatibility, A-32
 - environmental, A-31
 - physical, A-31
 - power requirement, A-31
 - RTSI, A-30
 - safety, A-31
 - timing I/O, A-29
 - voltage, A-31
 - stability specifications
 - analog input
 - PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E, A-6
 - PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E, A-17
 - PCI-MIO-16XE-50, A-27
 - analog output
 - PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E, A-8
 - PCI-MIO-16XE-10 and NI PCI-6031E, A-19
 - PCI-MIO-16XE-50, A-29
 - STARTSCAN signal
 - input timing (figure), 4-32
 - output timing (figure), 4-33
 - timing connections, 4-32
 - support
 - technical, D-1
 - system integration services, D-1
- T**
- technical support, D-1
 - telephone technical support, D-1
 - theory of operation. *See* hardware overview
 - timebases, 3-18
 - timing connections, 4-26
 - DAQ timing connections, 4-28
 - AIGATE signal, 4-35
 - CONVERT* signal, 4-34
 - EXTSTROBE* signal, 4-37
 - SCANCLK signal, 4-36
 - SISOURCE signal, 4-35
 - STARTSCAN signal, 4-32
 - TRIG1 signal, 4-29
 - TRIG2 signal, 4-30
 - typical posttriggered acquisition (figure), 4-28
 - typical pretriggered acquisition (figure), 4-29
 - exceeding maximum ratings (caution), 4-26
 - general-purpose timing signal connections
 - FREQ_OUT signal, 4-46
 - GPCTR0_GATE signal, 4-41
 - GPCTR0_OUT signal, 4-42
 - GPCTR0_SOURCE signal, 4-40
 - GPCTR0_UP_DOWN signal, 4-42
 - GPCTR1_GATE signal, 4-43
 - GPCTR1_SOURCE signal, 4-43
 - programmable function input connections, 4-27

- questions about, C-6
- waveform generation timing connections
 - UISOURCE signal, 4-39
 - UPDATE* signal, 4-38
 - WFTRIG signal, 4-37
- timing I/O specifications
 - PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E, A-9
 - PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E, A-20
 - PCI-MIO-16XE-50, A-29
- timing signal routing
 - CONVERT* signal routing (figure), 3-17
 - programmable function inputs, 3-17
 - RTSI clocks, 3-18
- training, customer, D-1
- transfer characteristic specifications
 - analog input
 - PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E, A-3
 - PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E, A-15
 - PCI-MIO-16XE-50, A-25
 - analog output
 - PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E, A-6
 - PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E, A-18
 - PCI-MIO-16XE-50, A-28
- TRIG1 signal
 - input timing (figure), 4-30
 - output timing (figure), 4-30
 - timing connections, 4-29
- TRIG2 signal
 - input timing (figure), 4-31
 - output timing (figure), 4-31
 - timing connections, 4-30

- triggers
 - analog, 3-12
 - above-high-level triggering mode (figure), 3-14
 - below-low-level triggering mode (figure), 3-13
 - block diagram, 3-13
 - high-hysteresis triggering mode (trigger), 3-15
 - inside-region triggering mode (figure), 3-14
 - low-hysteresis triggering mode (figure), 3-15
 - analog trigger specifications
 - PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E, A-10
 - PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E, A-20
 - digital trigger specifications
 - PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E, A-10
 - PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E, A-21
 - PCI-MIO-16XE-50, A-30
 - questions about, C-6
 - RTSI triggers, 3-18
- troubleshooting resources, D-1

U

- UISOURCE signal, 4-39
- unipolar input/output. *See* polarity selection
- unpacking PCI E Series, 1-5
- UPDATE* signal
 - input signal timing (figure), 4-39
 - output signal timing (figure), 4-39
 - timing connections, 4-38

V

- VCC signal
 - PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E (table), 4-7
 - PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E (table), 4-9
 - PCI-MIO-16XE-50 (table), 4-10
- voltage output specifications
 - PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E, A-7
 - PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E, A-18
 - PCI-MIO-16XE-50, A-28
- voltage specifications
 - PCI-MIO-16E-1, PCI-MIO-16E-4, and NI PCI-6071E, A-12
 - PCI-MIO-16XE-10, NI PCI-6031E, NI PCI-6032E, and NI PCI-6033E, A-22
 - PCI-MIO-16XE-50, A-31

W

- waveform generation timing connections
 - UISOURCE signal, 4-39
 - UPDATE* signal, 4-38
 - WFTRIG signal, 4-37
- waveform generation, questions about, C-3
- Web
 - professional services, D-1
 - technical support, D-1
- WFTRIG signal
 - input signal timing (figure), 4-38
 - output signal timing (figure), 4-38
 - timing connections, 4-37
- wiring considerations, 4-46
- worldwide technical support, D-1